UNIVERSIDAD TECNOLOGICA NACIONAL – Facultad Regional Mendoza

Electrónica Aplicada III

Trabajo Prá ctico Nº 2
“Ensayo de Oscilador Sintonizado LC tipo COLLPITS”

Fundamentos Teóricos:

Este tipo de oscilador es utilizado cuando se desea generar una señal de

RF cuya frecuencia pueda ser variada según las necesidades del sistema. Se los
utiliza tanto en receptores como en transmisores de radio.

La realimentación necesaria para producir las oscilaciones se hacen a

través de los componentes reactivos C1, C2, y L1 del circuito de la Fig. 1,
existiendo una sola frecuencia para la cual el desfasaje de la red es tal que se
producen las oscilaciones.

La frecuencia de oscilación esta dada por la siguiente expresión:

C1 + C2
ωo = Ecuación 1
L1 ∗ C1 ∗ C2

Para que se establezcan las oscilaciones la ganancia de la etapa debe ser:

C2
A≥ Ecuación 2
C1

Elementos Utilizados:

Para el desarrollo de la siguiente practica se utilizaron los instrumentos que a

continuación se detallan:

¾OSCILADOR COLPITTS
¾OSCILSCOPIO
¾GENERADOR DE AF (utilizado como frecuencímetro)
¾FUENTE
¾TESTER

Ensayo de Oscilador Sintonizado LC tipo COLLPITS Hoja 1 de 2

 UNIVERSIDAD TECNOLOGICA NACIONAL – Facultad Regional Mendoza
Electrónica Aplicada III
Trabajo Prá ctico Nº 2
“Ensayo de Oscilador Sintonizado LC tipo COLLPITS”

PROCEDIMIENTO:

El circuito a ensayar es el que se muestra en la siguiente figura

MPF 102

1- Construir la inductancia L1, la cual se compone de 10 espiras de alambre

esmaltado de 0,3 mm de diámetro sobre forma de 6 mm de diámetro con
núcleo de ferrite.

2- Medir la inductancia de L1 utilizando el puente RLC, colocando el núcleo

totalmente en su interior y luego colocando el núcleo fuera de él.

3- Armar el circuito y verificar su funcionamiento con el osciloscopio.

4- Conectar en su salida el frecuencímetro y determinar la frecuencia de

oscilación con el núcleo totalmente introducido en el interior de la bobina y
luego con el núcleo totalmente fuera de ella.

5- Calcular la frecuencia de funcionamiento con la ecuación 1 para los dos

casos y comparar los resultados.

6- Ajustar el oscilador a una frecuencia y producir una variación de la tensión

de alimentación en ±10% y verificar el corrimiento de frecuencia.

7- Verificar la importancia del blindaje de la inductancia aproximando un

destornillador o la mano al cuerpo de la misma y verificar el cambio de
frecuencia producido.

8- Sacar conclusiones.

Ensayo de Oscilador Sintonizado LC tipo COLLPITS Hoja 2 de 2

ON Semiconductor

JFET VHF Amplifier MPF102

N–Channel — Depletion

MAXIMUM RATINGS
Rating Symbol Value Unit
Drain–Source Voltage VDS 25 Vdc 1
2
3
Drain–Gate Voltage VDG 25 Vdc
Gate–Source Voltage VGS –25 Vdc CASE 29–11, STYLE 5
Gate Current IG 10 mAdc TO–92 (TO–226AA)

Total Device Dissipation @ TA = 25°C PD 350 mW

1 DRAIN
Derate above 25°C 2.8 mW/°C
Junction Temperature Range TJ 125 °C
Storage Temperature Range Tstg –65 to +150 °C 3
GATE

ELECTRICAL CHARACTERISTICS (TA = 25°C unless otherwise noted) 2 SOURCE

Characteristic Symbol Min Max Unit

OFF CHARACTERISTICS
Gate–Source Breakdown Voltage V(BR)GSS –25 — Vdc
(IG = –10 µAdc, VDS = 0)
Gate Reverse Current IGSS
(VGS = –15 Vdc, VDS = 0) — –2.0 nAdc
(VGS = –15 Vdc, VDS = 0, TA = 100°C) — –2.0 µAdc
Gate–Source Cutoff Voltage VGS(off) — –8.0 Vdc
(VDS = 15 Vdc, ID = 2.0 nAdc)
Gate–Source Voltage VGS –0.5 –7.5 Vdc
(VDS = 15 Vdc, ID = 0.2 mAdc)

ON CHARACTERISTICS
Zero–Gate–Voltage Drain Current(1) IDSS 2.0 20 mAdc
(VDS = 15 Vdc, VGS = 0 Vdc)

SMALL–SIGNAL CHARACTERISTICS
Forward Transfer Admittance(1) yfs
mhos
(VDS = 15 Vdc, VGS = 0, f = 1.0 kHz) 2000 7500
(VDS = 15 Vdc, VGS = 0, f = 100 MHz) 1600 —
Input Admittance Re(yis) — 800
mhos
(VDS = 15 Vdc, VGS = 0, f = 100 MHz)
Output Conductance Re(yos) — 200
mhos
(VDS = 15 Vdc, VGS = 0, f = 100 MHz)
Input Capacitance Ciss — 7.0 pF
(VDS = 15 Vdc, VGS = 0, f = 1.0 MHz)
Reverse Transfer Capacitance Crss — 3.0 pF
(VDS = 15 Vdc, VGS = 0, f = 1.0 MHz)

1. Pulse Test; Pulse Width
630 ms, Duty Cycle
10%.

 Semiconductor Components Industries, LLC, 2001 1 Publication Order Number:

March, 2001 – Rev. 1 MPF102/D
 MPF102

POWER GAIN

24

f = 100 MHz
20

PG , POWER GAIN (dB)

16

12 400 MHz

8.0 Tchannel = 25°C

VDS = 15 Vdc
VGS = 0 V
4.0
0 2.0 4.0 6.0 8.0 10 12 14
ID, DRAIN CURRENT (mA)

Figure 1. Effects of Drain Current

Reference VALUE
Designation 100 MHz 400 MHz
NEUTRALIZING
COIL L1 C2 C3 C1 7.0 pF 1.8 pF

C1 C2 1000 pF 17 pF
INPUT C4 TO 500 Ω
L2 LOAD C3 3.0 pF 1.0 pF
TO 50 Ω C5
Rg′ L3 CASE C4 1–12 pF 0.8–8.0 pF
SOURCE
C6 C7 C5 1–12 pF 0.8–8.0 pF
COMMON C6 0.0015 µF 0.001 µF
VGS VDS ID = 5.0 mA
+15 V C7 0.0015 µF 0.001 µF
L1 3.0 µH* 0.2 µH**
Adjust VGS for NOTE: The noise source is a hot–cold body
ID = 50 mA (AIL type 70 or equivalent) with a L2 0.15 µH* 0.03 µH**
VGS < 0 Volts test receiver (AIL type 136 or equivalent). L3 0.14 µH* 0.022 µH**

*L1 17 turns, (approx. — depends upon circuit layout) AWG #28 **L1 6 turns, (approx. — depends upon circuit layout) AWG #24
enameled copper wire, close wound on 9/32″ ceramic coil enameled copper wire, close wound on 7/32″ ceramic coil
form. Tuning provided by a powdered iron slug. form. Tuning provided by an aluminum slug.
*L2 4–1/2 turns, AWG #18 enameled copper wire, 5/16″ long, **L2 1 turn, AWG #16 enameled copper wire, 3/8″ I.D.
3/8″ I.D. (AIR CORE). (AIR CORE).
*L3 3–1/2 turns, AWG #18 enameled copper wire, 1/4″ long, **L3 1/2 turn, AWG #16 enameled copper wire, 1/4″ I.D.
3/8″ I.D. (AIR CORE). (AIR CORE).

Figure 2. 100 MHz and 400 MHz Neutralized Test Circuit

http://onsemi.com
2
 MPF102

NOISE FIGURE
(Tchannel = 25°C)
10 6.5
ID = 5.0 mA
VDS = 15 V
8.0 5.5
VGS = 0 V
NF, NOISE FIGURE (dB)

NF, NOISE FIGURE (dB)

6.0 4.5
f = 400 MHz f = 400 MHz

4.0 3.5

2.0 2.5
100 MHz 100 MHz

0 1.5
0 2.0 4.0 6.0 8.0 10 12 14 16 18 20 0 2.0 4.0 6.0 8.0 10 12 14
VDS, DRAIN-SOURCE VOLTAGE (VOLTS) ID, DRAIN CURRENT (mA)

Figure 3. Effects of Drain–Source Voltage Figure 4. Effects of Drain Current

INTERMODULATION CHARACTERISTICS
+
40
+
20 3RD ORDER INTERCEPT
Pout , OUTPUT POWER PER TONE (dB)

0 VDS = 15 Vdc
f1 = 399 MHz
-
20 f2 = 400 MHz
-
40
-
60
-
80
-
100 3RD ORDER IMD
OUTPUT @ IDSS,
-
120 FUNDAMENTAL
0.25 IDSS
OUTPUT @ IDSS,
-
140
0.25 IDSS
-
160
-
120 -
100 -
80 -
60 -
40 -
20 0 +
20
Pin, INPUT POWER PER TONE (dB)

Figure 5. Third Order Intermodulation Distortion

http://onsemi.com
3
 MPF102

COMMON SOURCE CHARACTERISTICS

ADMITTANCE PARAMETERS
(VDS = 15 Vdc, Tchannel = 25°C)

30 5.0

grs , REVERSE TRANSADMITTANCE (mmhos)

brs , REVERSE SUSCEPTANCE (mmhos)
20 3.0
bis, INPUT SUSCEPTANCE (mmhos)
gis, INPUT CONDUCTANCE (mmhos)

2.0
10 bis @ IDSS
brs @ IDSS
7.0 1.0
5.0
0.7
0.25 IDSS
3.0 gis @ IDSS 0.5
2.0 0.3
gis @ 0.25 IDSS
0.2
1.0
0.7
0.1
0.5 grs @ IDSS, 0.25 IDSS
bis @ 0.25 IDSS 0.07
0.3 0.05
10 20 30 50 70 100 200 300 500 700 1000 10 20 30 50 70 100 200 300 500 700 1000
f, FREQUENCY (MHz) f, FREQUENCY (MHz)

Figure 6. Input Admittance (yis) Figure 7. Reverse Transfer Admittance (yrs)

20 10
gfs, FORWARD TRANSCONDUCTANCE (mmhos)
|b fs|, FORWARD SUSCEPTANCE (mmhos)

5.0
bos, OUTPUT SUSCEPTANCE (mhos)
gos, OUTPUT ADMITTANCE (mhos)

10
7.0 gfs @ IDSS 2.0 bos @ IDSS and 0.25 IDSS
5.0
1.0
3.0 gfs @ 0.25 IDSS
0.5
2.0
0.2 gos @ IDSS
1.0 |bfs| @ IDSS 0.1
0.7
0.5 0.05
|bfs| @ 0.25 IDSS
gos @ 0.25 IDSS
0.3 0.02
0.2 0.01
10 20 30 50 70 100 200 300 500 700 1000 10 20 30 50 70 100 200 300 500 700 1000
f, FREQUENCY (MHz) f, FREQUENCY (MHz)

Figure 8. Forward Transadmittance (yfs) Figure 9. Output Admittance (yos)

http://onsemi.com
4
 MPF102

COMMON SOURCE CHARACTERISTICS

S–PARAMETERS
(VDS = 15 Vdc, Tchannel = 25°C, Data Points in MHz)

30° 20° 10° 0° 350° 340° 330° 30° 20° 10° 0° 350° 340° 330°
100 ID = 0.25 IDSS
40° 1.0 320° 40° 0.4 320°
100 200
200 300
0.9 0.3
50° 400 310° 50° ID = IDSS, 0.25 IDSS 310°
300 900
0.8 500 800 0.2
ID = IDSS
60° 400 300° 60° 300°
700
600 600

70° 0.7 500 290° 70° 500 0.1 290°

700 400
600
80° 280° 80° 300 280°
0.6 700 800 0.0
800 200
90° 900 270° 90° 270°
900 100

100° 260° 100° 260°

110° 250° 110° 250°

120° 240° 120° 240°

130° 230° 130° 230°

140° 220° 140° 220°

150° 160° 170° 180° 190° 200° 210° 150° 160° 170° 180° 190° 200° 210°

Figure 10. S11s Figure 11. S12s

30° 20° 10° 0° 350° 340° 330° 30° 20° 10° 0° 350° 340° 330°
100 200
300 ID = 0.25 IDSS
40° 320° 40° 1.0 320°
100 200 400
500
300 600
400
0.6 0.9 500 700
50° 310° 50° 600 800 310°
ID = IDSS 700
800 900
0.5 0.8 900
60° 300° 60° 300°

900 0.4 0.7

70° 290° 70° 290°
800
900
80° 700 800 280° 80° 280°
0.3 0.6
700 ID = 0.25 IDSS
90° 600 270° 90° 270°
600
500 500 0.3
100° 260° 100° 260°
400 100
400
110° 300 200 250° 110° 250°
0.4
300
120° 240° 120° 240°
ID = IDSS 200 0.5
100

130° 230° 130° 230°

0.6

140° 220° 140° 220°

150° 160° 170° 180° 190° 200° 210° 150° 160° 170° 180° 190° 200° 210°

Fi S Fi S
http://onsemi.com
5
 MPF102

COMMON GATE CHARACTERISTICS

ADMITTANCE PARAMETERS
(VDG = 15 Vdc, Tchannel = 25°C)

20 0.5

grg , REVERSE TRANSADMITTANCE (mmhos)

brg , REVERSE SUSCEPTANCE (mmhos)
0.3
big, INPUT SUSCEPTANCE (mmhos)
gig, INPUT CONDUCTANCE (mmhos)

10
0.2 brg @ IDSS
7.0 gig @ IDSS
5.0
0.1
3.0 grg @ 0.25 IDSS 0.07
2.0 0.05
0.03 0.25 IDSS
1.0
0.02
0.7
0.5 big @ IDSS
big @ 0.25 IDSS 0.01 gig @ IDSS, 0.25 IDSS
0.3 0.007
0.2 0.005
10 20 30 50 70 100 200 300 500 700 1000 10 20 30 50 70 100 200 300 500 700 1000
f, FREQUENCY (MHz) f, FREQUENCY (MHz)

Figure 14. Input Admittance (yig) Figure 15. Reverse Transfer Admittance (yrg)
gfg , FORWARD TRANSCONDUCTANCE (mmhos)

10 1.0
gfg @ IDSS
bfg , FORWARD SUSCEPTANCE (mmhos)

7.0 0.7 bog @ IDSS, 0.25 IDSS

bog, OUTPUT SUSCEPTANCE (mmhos)
gog, OUTPUT ADMITTANCE (mmhos)

5.0 0.5
3.0 gfg @ 0.25 IDSS 0.3
2.0 0.2

1.0 0.1
0.7 0.07
0.5 0.05 gog @ IDSS
bfg @ IDSS
0.3 0.03
0.2 brg @ 0.25 IDSS 0.02
gog @ 0.25 IDSS
0.1 0.01
10 20 30 50 70 100 200 300 500 700 1000 10 20 30 50 70 100 200 300 500 700 1000
f, FREQUENCY (MHz) f, FREQUENCY (MHz)

Figure 16. Forward Transfer Admittance (yfg) Figure 17. Output Admittance (yog)

http://onsemi.com
6
 MPF102

COMMON GATE CHARACTERISTICS

S–PARAMETERS
(VDS = 15 Vdc, Tchannel = 25°C, Data Points in MHz)

30° 20° 10° 0° 350° 340° 330° 30° 20° 10° 0° 350° 340° 330°

40° 0.7 320° 40° 0.04 320°

ID = 0.25 IDSS
100 200
300
0.6 400 0.03
50° 100 500 310° 50° 310°
200
300 600
0.5 0.02
400 700
60° 300° 60° 300°
500
ID = IDSS 800
0.4 600 0.01
70° 290° 70° 290°
900
700
80° 280° 80° 280°
0.3 800 0.0
100
90° 900 270° 90° 270°
500
600
100° 260° 100° 600 ID = 0.25 IDSS 260°
ID = IDSS
110° 250° 110° 700 250°
700 0.01
800
120° 240° 120° 800 240°
0.02
900
130° 230° 130° 230°
900 0.03

140° 220° 140° 0.04 220°

150° 160° 170° 180° 190° 200° 210° 150° 160° 170° 180° 190° 200° 210°

Figure 18. S11g Figure 19. S12g

30° 20° 10° 0° 350° 340° 330° 30° 20° 10° 0° 350° 340° 330°
1.5 300
40° 0.5 320° 40° 1.0 500 320°
200
400 700
100 600
100
0.4 0.9 800 900
50° ID = IDSS 310° 50° 310°
100 ID = IDSS, 0.25 IDSS

0.3 0.8
60° 300° 60° 300°

0.2 0.7
70° ID = 0.25 IDSS 290° 70° 290°

80° 280° 80° 280°

0.1 0.6
900
90° 270° 90° 270°
900
100° 260° 100° 260°

110° 250° 110° 250°

120° 240° 120° 240°

130° 230° 130° 230°

140° 220° 140° 220°

150° 160° 170° 180° 190° 200° 210° 150° 160° 170° 180° 190° 200° 210°

http://onsemi.com
7
 MPF102

PACKAGE DIMENSIONS

TO–92 (TO–226AB)
CASE 29–11
ISSUE AL

NOTES:
A B 1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. CONTOUR OF PACKAGE BEYOND DIMENSION R
R IS UNCONTROLLED.
4. LEAD DIMENSION IS UNCONTROLLED IN P AND
P BEYOND DIMENSION K MINIMUM.
L
SEATING INCHES MILLIMETERS
PLANE K DIM MIN MAX MIN MAX
A 0.175 0.205 4.45 5.20
B 0.170 0.210 4.32 5.33
C 0.125 0.165 3.18 4.19
D 0.016 0.021 0.407 0.533
X X D G 0.045 0.055 1.15 1.39
G H 0.095 0.105 2.42 2.66
J 0.015 0.020 0.39 0.50
H J K 0.500 --- 12.70 ---
L 0.250 --- 6.35 ---
V C N 0.080 0.105 2.04 2.66
P --- 0.100 --- 2.54
SECTION X–X
1 R 0.115 --- 2.93 ---
N V 0.135 --- 3.43 ---
N YLE 5:
PIN 1. DRAIN
2. SOURCE
3. GATE

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes
without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular
purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability,
including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or
specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be
validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others.
SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or
death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold
SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable
attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim
alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment: CENTRAL/SOUTH AMERICA:
Literature Distribution Center for ON Semiconductor Spanish Phone: 303–308–7143 (Mon–Fri 8:00am to 5:00pm MST)
P.O. Box 5163, Denver, Colorado 80217 USA Email: ONlit–spanish@hibbertco.com
Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Toll–Free from Mexico: Dial 01–800–288–2872 for Access –
Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada then Dial 866–297–9322
Email: ONlit@hibbertco.com
ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support
Fax Response Line: 303–675–2167 or 800–344–3810 Toll Free USA/Canada
Phone: 1–303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)
N. American Technical Support: 800–282–9855 Toll Free USA/Canada Toll Free from Hong Kong & Singapore:
001–800–4422–3781
EUROPE: LDC for ON Semiconductor – European Support Email: ONlit–asia@hibbertco.com
German Phone: (+1) 303–308–7140 (Mon–Fri 2:30pm to 7:00pm CET)
Email: ONlit–german@hibbertco.com JAPAN: ON Semiconductor, Japan Customer Focus Center
French Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET) 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031
Email: ONlit–french@hibbertco.com Phone: 81–3–5740–2700
English Phone: (+1) 303–308–7142 (Mon–Fri 12:00pm to 5:00pm GMT) Email: r14525@onsemi.com
Email: ONlit@hibbertco.com ON Semiconductor Website: http://onsemi.com
EUROPEAN TOLL–FREE ACCESS*: 00–800–4422–3781 For additional information, please contact your local
*Available from Germany, France, Italy, UK, Ireland Sales Representative.

http://onsemi.com MPF102/D
8