- Documento581-517-525DNA based Password Authentication Scheme using Hyperelliptic Curve Cryptography for Smart Cardcargado poridescitation
- DocumentoEffect of Electrostatic Discharge on Analog Circuitscargado poridescitation
- DocumentoComputational Analysis of 3-Dimensional Transient Heat Conduction in the Stator of an Induction Motor during Reactor Starting using Finite Element Methodcargado poridescitation
- DocumentoIsolated Flyback Converter Designing, Modeling and Suitable Control Strategiescargado poridescitation
- DocumentoSelective Harmonic Elimination of Three Phase Bidirectional AC Buck Converter for Power Quality Improvementcargado poridescitation
- DocumentoSimulation based Study of FPGA Controlled Single- Phase Matrix Converter with Different Types of Loadscargado poridescitation
- DocumentoDelta Domain Modeling and Identification Using Neural Networkcargado poridescitation
- DocumentoTesting of Boost Rectification of Back-to-Back Converter for Doubly Fed Induction Generatorcargado poridescitation
- DocumentoSimulation and Analysis of Electric Control System for Metal Halide High Intensity Discharge Lampscargado poridescitation
- DocumentoMicrocontroller based Digital Trigger Circuit for Convertercargado poridescitation
- DocumentoSimulation and Analysis of Electric Control System for Metal Halide High Intensity Discharge Lampscargado poridescitation
- DocumentoMicrocontroller based Digital Trigger Circuit for Convertercargado poridescitation
- DocumentoCall for Paper 1cargado poridescitation
- DocumentoA Low Cost Wireless Interfacing Device between PS/2 Keyboard and Displaycargado poridescitation
- DocumentoCongestion Management using Optimal Choice and Allocation of FACTS Controllerscargado poridescitation
- DocumentoLow Power Full Adder using 9T Structurecargado poridescitation
- DocumentoStatic-Noise-Margin Analysis of Modified 6T SRAM Cell during Read Operationcargado poridescitation
- DocumentoModified Adaptive Lifting Structure Of CDF 9/7 Wavelet With Spiht For Lossy Image Codingcargado poridescitation
- DocumentoStudy of Logic Gates Using Quantum Cellular Automatacargado poridescitation
- DocumentoPower Quality Parameters Measurement Techniquescargado poridescitation
- DocumentoDesign of Series Feed Microstrip Patch Antenna Array using HFSS Simulatorcargado poridescitation
- DocumentoA Three-to-Five-Phase Matrix Converter BasedFive- Phase Induction Motor Drive Systemcargado poridescitation
- DocumentoComparison of CMOS Current Mirror Sourcescargado poridescitation
- DocumentoConducted EMI Reduction Accomplished via IEEE 1588 PTP for Grid Connected Paralleled Solar Power Inverterscargado poridescitation
- DocumentoTwo Bit Arithmetic Logic Unit (ALU) in QCAcargado poridescitation
- DocumentoDesign of Switched Reluctance Motor for Three Wheeler Electric Vehiclecargado poridescitation
- DocumentoMTJ-Based Nonvolatile 9T SRAM Cellcargado poridescitation
- DocumentoAdd-on or Integration? The future of CR Deployment in Real World - An Industrial and Marketing Viewpointcargado poridescitation
- DocumentoThree Degree of Freedom Control of Inverted Pendulum by using Repulsive Magnetic Levitationcargado poridescitation
- DocumentoMammographic Feature Enhancement using Singularities of Contourlet Transformcargado poridescitation
- DocumentoNovel Cyclic Prefix Selection to Improve Spectral Efficiency and Signal Strength in OFDM Systemscargado poridescitation
- DocumentoDevelopment of Subsea Altimeter Sensor System (SASS) Using Portable Sonar Sensor Fish Finder Alarm for Unmanned Underwater Vehiclescargado poridescitation
- DocumentoDesign and Characterization of SDRAM Controller IP Core with Built In ECC Modulecargado poridescitation
- DocumentoContent Addressable Memory (CAM) is a special purpose Random Access Memory device that can be accessed by searching for data content. This paper describes a novel architecture design and characterization of a reusable soft IP core for CAM controller with sequential replacement policy, so as to improve the match ratio of the CAM memory. The proposed design was modeled using Verilog HDL and also prototyped in Xilinx® SPARTAN family FPGA.The power analysis was done using XPower® analyzer and the hardware test result was obtained by ChipScope® Pro logic analyzercargado poridescitation
- DocumentoA Detailed Explanation of Solenoid Forcecargado poridescitation
- DocumentoA New Approach for Error Reduction in Localization for Wireless Sensor Networkscargado poridescitation
- DocumentoK-Sortcargado poridescitation
- DocumentoQuantitative Comparison of Artificial Honey Bee Colony Clustering and Enhanced SOM based K-means Clustering Algorithms for Extraction of ROI from Breast DCE-MR Imagescargado poridescitation
- DocumentoStudy on Usage of Management Information System in Medium to Large Scale Industriescargado poridescitation
- DocumentoPerformance Analysis of WiMAX Networks with Relay Stationcargado poridescitation
- DocumentoCloud Computingcargado poridescitation
- DocumentoA Kernel-Level Traffic Probe to Capture and Analyze Data Flows with Prioritiescargado poridescitation
- DocumentoIndividual Differences in Multimedia Learningcargado poridescitation
- DocumentoPerformance Evaluation of Phish Mail Guard: Phishing Mail Detection Technique by using Textual and URL analysiscargado poridescitation
- DocumentoReliability Demonstration Testing for Continuous-Type Software Products Based on Variation Distancecargado poridescitation
- DocumentoPerformance Analysis of Hybrid Approach for Privacy Preserving in Data Miningcargado poridescitation
- DocumentoThe Effectiveness of 2D-3D Converters in Rendering Natural Water Phenomenacargado poridescitation
- DocumentoModified Koblitz Encoding Method for ECCcargado poridescitation
- DocumentoA Simple Information Retrieval Techniquecargado poridescitation