Documentos de Académico
Documentos de Profesional
Documentos de Cultura
Group 6
Overview
Analysis of Sequential Circuits. Ripple Counters.
Design of Divide-by-N Counters. Ripple Counter ICs. Applications.
System Design Applications. Seven-Segment LED Display Decoders.
Synchronous Counters.
Synchronous Up/Down-Counter ICs. Applications.
Ripple Counters
J-K flip-flops are in the toggle mode. Output Q is cascaded to the next clock input.
Ripple Counters(contd)
Ideal Timing Diagram.
Ripple Counters(contd)
Ripple: the input clock trigger isnt connected to each flip-flop directly but propagate thru all the flip-flops. Non-ideal Timing Diagram:
Ripple Counters(contd)
Down counter:
Synchronous Counters
Synchronous counters eliminate the propagation delay problem because all the clock inputs (cp) are tied to a common clock.
Synchronous Counters(contd)
A MOD-6 synchronous binary up-counter.
PL(Parallel Two When separate TCD Load) clock & an D inputs: HIGH) becomes place any counting LOW, binary it up is MR(Master Reset): active-HIGH Reset for U(normally 0~D 3: C pU for value and used C to onindicate for D counting ,that andthe down. drive maximum minimum the One PLclock line count count LOW. must is is resetting the Q3 outputs to zero. pD 0~D be held HIGH reached and the while count counting is about with to the recycle other. to zero(carry the maximum(borrow condition). condition). It can be used It can as be the next stage used as theof next a multistage stage of a counter. multistage counter.
Borrow Condition