Documentos de Académico
Documentos de Profesional
Documentos de Cultura
Technology Series
1 OVERVIEW x4
Quantization
(13 Bit)
1111111111111
A-law Compander
(8 Bit)
10101010
64 kbit/s PCM
bit stream
4 PULSES
The quality of the E1 pulse is
Pulse Shape All marks of a valid signal must conform with the mask
an important factor in clear (see Figure 15/G.703) irrespective of the sign. The value
(nominally rectangular)
transmission. V corresponds to the nominal peak value.
• The ITU-T G.703 standard One coaxial pair One symmetrical pair
Pair(s) in each direction
defines the max and min (see G.703, 9.4) (see G.703, 9.4)
values in the form of a Test load impedance 74 ohms resistive 120 ohms resistive
mask. A good pulse shape
must fit inside this mask. Nominal peak voltage of a mark (pulse) 2.37 V 3V
Refer to Figure 3.
• See Table 1 for the specifi- Peak voltage of a space (no pulse) 0+/-0.237 V 0+/-0.3 V
cations for an E1 pulse, as
specified in ITU-T G.703, Nominal pulse width 244 ns
Table 6. Ratio of the amplitudes of positive & negative
The 2.048 Mbit/s stream is the 0.95 to 1.05
pulses at the center of the pulse interval
basic building block for the Ratio of the widths of positive & negative
0.95 to 1.05
transmission of signals in the pulses at the normal half amplitude
PCM digital hierarchy. Proper Maximum peak-to-peak jitter at an ouput
Refer to section 2 of Recommendation G.823
internetworking of equipment port
along that signal path requires Table 1 ITU-T G.703/Table 6, 2.048 Mbit/s Pulse Mask specifications
strict compliance with various
standards such as ITU-T G.703, G.704 and so on.
(244-50)
rectly; otherwise, bit/code errors will result. Nominal pulse
10% 10%
Measurement
0%
A G.703-compliant pulse-shaped 2 Mbit/s signal,
20%
5 LINE CODING 0 1 0 1 1 0 0 0 0 0 1 0 0 1 0 0 0 0 1
• If there is an odd V
number of pulses Case 2
• Errors could occur such that the new CRC-4 bits are Timeslot 0
calculated to be the same as the original CRC-4 bits. Multiframe Sub-multiframe Frame# bit1 bit2
Bits
bit3 bit4 bit5 bit6 bit7 bit8
• CRC-4 error checking provides a most convenient 0 c1 0 0 1 1 0 1 1
1 0 1 A Sa4 Sa5 Sa6 Sa7 Sa8
method of identifying bit errors within an in-service 2 c2 0 0 1 1 0 1 1
system, but provides only an approximate measure SMF #1 3
4
0
c3
1
0
A
0
Sa4
1
Sa5
1
Sa6
0
Sa7
1
Sa8
1
(93.75% accuracy) of the circuit's true performance. 5 1 1 A Sa4 Sa5 Sa6 Sa7 Sa8
6 c4 0 0 1 1 0 1 1
7 0 1 A Sa4 Sa5 Sa6 Sa7 Sa8
Consider the MFAS framing, illustrated in Figure 10. 8 c1 0 0 1 1 0 1 1
9 1 1 A Sa4 Sa5 Sa6 Sa7 Sa8
Each MFAS frame can be divided into "sub- 10 c2 0 0 1 1 0 1 1
multiframes". These are labeled SMF#1 and SMF#2 and SMF #2 11
12
1
c3
1
0
A
0
Sa4
1
Sa5
1
Sa6
0
Sa7
1
Sa8
1
consist of 8 frames apiece. We associate 4 bits of CRC 13 E 1 A Sa4 Sa5 Sa6 Sa7 Sa8
14 c4 0 0 1 1 0 1 1
information with each sub-multiframe. 15 E 1 A Sa4 Sa5 Sa6 Sa7 Sa8
– Note that the test set cannot see the actual code Protected Monitor Point
E-BIT ERRORS
2
errors, framing bit errors, and CRC errors intro-
duced at the trouble point. The test set can only
see the E-bits transmitted by Terminal B.
• Without E-bits transmission, only a complete circuit Figure 11 E-bit performance monitoring
failure can be reliably determined at any point on
the circuit.
– With a complete circuit failure, the test set will see • A circuit is said to be unavailable at the beginning of
either loss of signal, alarm indication signal, or 10 consecutive severely errored seconds. Errors,
remote alarm indication. errored seconds, and severely errored seconds are not
• E-bits indication has two bits; this notifies CRC-4 counted when the circuit is unavailable.
errors in sub-multiframe 1 and/or 2. • Once a circuit is unavailable, it becomes available
only after 10 consecutive seconds without severe
errors.
7 ERRORS AND ALARMS Below are the definitions of some important errors &
alarms.
Troubleshooting an E1 line often involves monitoring for
errors or alarms, or intentionally injecting errors or a par- AIS
AIS: Alarm Indication Signal is an unframed, all 1s
ticular stress test pattern to see how the system responds. signal.
• Specifications covering error conditions include ITU-T BBE
BBE: A Background Block Error is an errored block (a
G.821 and G.826. The requirements also depend on block is a set of consecutive bits associated with a
the grade of the line. path) not occurring as part of an SES.
• A key concept for the measurements is availability. A Bit Errors
Errors: Bit errors are bits which are in error. Bit
circuit is available for use only when the bit error errors are not counted during unavailable time.
rate is low enough that the signal can get through Bit Slip
Slip: A bit slip occurs when the synchronized
and be understood. pattern either loses a bit or has an extra bit stuffed
into it.
Clock Slips
Slips: Clock slips occur when the measured Wander
Wander: This is the total positive or negative phase
frequency deviates from the reference frequency by difference between the measured frequency and the
one unit interval. reference frequency. The +Wander value increases
Code Errors
Errors: A Code Error is a violation of the coding whenever the measured frequency is one UI larger
rules: two successive pulses with the same polarity. than the reference frequency. The -Wander increases
In HDB3 coding, a Code Error is a bipolar violation whenever the measured frequency is one UI less than
that is not part of a valid HDB3 substitution. the reference frequency.
CRC Errors
Errors: CRC-4 block errors. This measurement
applies to signals containing a CRC-4 check se-
quence. 8 64 KBIT/S INTERFACES
Degraded Minutes
Minutes: A Degraded Minute (DM) occurs
when there is a 10-6 or worse bit error rate during Data is generally transmitted at a rate of 64 kbit/s.
60 available, non-severely bit errored seconds. Recommendation G.703 provides requirements for
Errored Block: A block in which one or more bits are in different interfaces. For each direction of transmission,
error. three signals can be carried across the interface: 64
E-bit Indication
Indication: An E-bit is transmitted by the receiv- kbit/s information, 64 kHz timing, and 8 kHz timing.
ing equipment after detecting a CRC-4 error. The 8 kHz timing signal is not mandatory.
ES
ES: An errored second is any second in which one or
more bits are in error. An errored second is not 8.1 Codirectional Interface
counted during an Unavailable Second. For G.826, A codirectional interface is an interface across which
an errored second contains one or more blocks with the data and its timing signal are transmitted in the
at least one defect. same direction. This interface is used for synchronized
FALM
FALM: Frame Alarm seconds is a count of seconds that networks, or in pleisochronous networks with suffi-
have had far end frame alarm (FAS Remote Alarm ciently stable network clocks. It has a maximum
Indication, RAI), which is when a 1 is transmitted in tolerance of ±100 ppm for transmitted signals. A bal-
every third bit of each timeslot 0 frame that does not anced pair is required for each direction of transmission.
contain the frame alignment signal.
FASE
FASE: A count of the bit errors in the Frame Alignment 8.2 Contradirectional Interface
Signal words received. It applies to both PCM-30 & A contradirectional interface is an interface across
PCM-31 framing. which the timing for both directions is directed towards
Frequency
Frequency: Any variance from 2.048 Mbit/s in the the subordinate equipment. It has a maximum toler-
received frequency is recorded in hertz or parts per ance of ±100 ppm for transmitted signals. Each
million. direction should have two symmetrical pairs of wires:
LOFS
LOFS: Loss of Frame Seconds is a count of seconds since one pair carrying the data, the other pair carrying the
the beginning of the test that have experienced a timing.
loss of frame.
LOSS
LOSS: Loss Of Signal Seconds is a count of the number
of seconds during which the signal has been lost 9 ITU-T RECOMMENDATIONS
during the test.
MFAL
MFAL: MultiFrame ALarm seconds is a count of seconds The following Recommendations are commonly used:
that have had far end multiframe alarm (MFAS G.703 Physical/electrical characteristics of hierarchi-
Remote Alarm Indication, RAI). cal digital interfaces.
MFAS Distant Alarm
Alarm: In this alarm, a 1 is transmitted in G.704 Synchronous frame structures used at 1544,
every sixth bit of each timeslot 16 in the zero frame. 6312, 2048, 8488, and 44,736 kbit/s.
SES: A Severely Errored Second has an error rate of 10-3
SES G.706 Frame alignment and cyclic redundancy check
or higher. Severely errored seconds are not counted (CRC) procedures relating to basic frame
during unavailable time. For G.826 block measure- structures defined in Recommendation G.704.
ments, a SES is a one second period containing 30% G.711 Pulse code modulation (PCM) of voice frequen-
or greater errored blocks. cies.
Timeslot 16 AIS
AIS: In this alarm all 1s are transmitted in
timeslot 16 of all frames.
UAS
UAS: Unavailable time begins at the onset of 10
consecutive severely errored seconds. Unavailable
Seconds also begins at a loss of signal or loss of
frame.