27/6/2018

DJM3063 DIGITAL SYSTEM

CHAPTER 4
COUNTERS

LECTURER:
PUAN NURHANUM BINTI OMAR

STUDENT LEARNING OUTCOMES

At the end of this class, student should be able to:

Explain how counter circuits can be constructed using JK

flip-flops.
Discuss the operations, circuits, timing diagrams of module
asynchronous counters.
a. asynchronous counter as a frequency division
circuit.
b. asynchronous counter as an Up-Counter and state
the use of the Clear control input.
c. asynchronous counter as an Down-Counter and
state the use of the Preset control input.
d. asynchronous counter as an Up/Down-Counter by
using a control switch.
Analyze and design the counter circuits above.

1
 27/6/2018

INTRODUCTION
A counter is a register that goes through a predetermined sequence of
states upon the application of clock pulses.
Asynchronous counters
Synchronous counters

Asynchronous Counters (or Ripple counters)

The clock signal (CLK) is only used to clock the first FF.
Each FF (except the first FF) is clocked by the preceding FF.

Synchronous Counters
The clock signal (CLK) is applied to all FF, which means that all FF
shares the same clock signal.
Thus the output will change at the same time.

INTRODUCTION (cont…)

Modulus (MOD) – the number of states it counts in a complete cycle

before it goes back to the initial state.

Thus, the number of flip-flops used depends on the MOD of the counter
(ie; MOD-4 use 2 FF (2-bit), MOD-8 use 3 FF (3-bit), etc…)

Example: MOD-4 Ripple / Asynchronous Up-Counter.

Video\4. Counter\The MOD Number.swf

2
 27/6/2018

Asynchronous
Counters

ASYNCHRONOUS (RIPPLE) UP COUNTERS

The Asynchronous Counter that counts 4 number starts from
00→01→10→11 and back to 00 is called MOD-4 Ripple
(Asynchronous) Up-Counter.

Next state table and state diagram

3
 27/6/2018

ASYNCHRONOUS (RIPPLE) UP COUNTERS (cont…)

A two-bit asynchronous counter is

shown on the left. The external clock
is connected to the clock input of the
first flip-flop (FF0) only.
So, FF0 changes state at the falling
edge of each clock pulse, but FF1
changes only when triggered by the
falling edge of the Q output of FF0.
Note that for simplicity, the
transitions of Q0, Q1 and CLK in the
timing diagram above are shown as
simultaneous even though this is an
asynchronous counter.
Actually, there is some small delay
between the CLK Q0 and Q1
transitions.
MOD-4 Asynchronous Up Counter

ASYNCHRONOUS (RIPPLE) UP COUNTERS (cont…)

Because of the inherent propagation

delay through a flip-flop, the transition
of the input clock pulse and a transition
of the Q output of FF0 can never occur
at exactly the same time.
Therefore, the flip-flops cannot be
triggered simultaneously, producing an
asynchronous operation.
The 2-bit ripple counter circuit shown
has four different states, each one
corresponding to a count value.
Similarly, a counter with n flip-flops
can have 2 to the power n states (2n).
The number of states in a counter is
known as its mod (modulo) number.
Thus, a 2-bit counter is a mod-4
counter. MOD-4 Asynchronous Up Counter

4
 27/6/2018

ASYNCHRONOUS (RIPPLE) UP COUNTERS (cont…)

Usually, all the CLEAR inputs are

connected together, so that a single
pulse can clear all the flip-flops before
counting starts.
The clock pulse fed into FF0 is rippled
through the other counters after
propagation delays, like a ripple on
water, hence the name Ripple Counter.
A mod-n counter may also described as
a divide-by-n counter.
This is because the most significant flip-
flop (the furthest flip-flop from the
original clock pulse) produces one pulse
for every n pulses at the clock input of
the least significant flip-flop (the one
triggers by the clock pulse).
MOD-4 Asynchronous Up Counter

MOD 8 ASYNCHRONOUS UP COUNTERS

The following is a three-bit
asynchronous binary counter and its
timing diagram for one cycle.

It works exactly the same way as a

two-bit asynchronous binary counter
mentioned above, except it has eight
states due to the third flip-flop.

MOD-8 Asynchronous Up Counter

5
 27/6/2018

MOD 8 ASYNCHRONOUS UP COUNTERS (cont…)

Example 1
Construct asynchronous up counter circuit using JK flip flop.

Solution:
i) N = mod = 8

So, number of FF, =

=
= 3

ii) Maximum decimal number

N–1=8–1=7

MOD 8 ASYNCHRONOUS UP COUNTERS (cont…)

Solution:

iii) Next State Table iii) State Diagram

6
 27/6/2018

MOD 8 ASYNCHRONOUS UP COUNTERS (cont…)

Solution:

iv) Circuit
diagram

A
v) Timing
diagram B

MOD 16 ASYNCHRONOUS UP COUNTERS – NEGATIVE

TRIGGERED

MOD-16 Asynchronous
Up Counter

7
 27/6/2018

MOD 16 ASYNCHRONOUS UP COUNTERS – POSITIVE

TRIGGERED

MOD-16 Asynchronous Up Counter

Exercise 1
Draw a MOD 16 Asynchronous DOWN Counter (Negative Triggered)

FREQUENCY DIVIDER CIRCUIT

=
2 bit asynchronous counter as frequency divider circuit 2

Where n = number of flip flop

CK fin 1 2 3 4 5 6

QA fin /2

QB fin /4

Timing diagram shows the division of frequency

8
 27/6/2018

TUTORIALS
Exercise 2
If input frequency is 15 kHz, calculate an output frequency for asynchronous counter below:
a) 6 bit b) 5 bit c) mod 10

Solution:
a) 6 bit asynchronous counter

b) 5 bit asynchronous counter

c) Mod 10 asynchronous counter

ASYNCHRONOUS DOWN COUNTER

MOD-4 or 2-bit Asynchronous Down Counter

9
 27/6/2018

TUTORIALS

Exercise 3

Design a MOD-4 ripple down-counter.

Design a MOD-8 ripple down-counter using negative triggered.
Design a MOD-16 ripple down-counter using positive triggered.

ASYNCHRONOUS COUNTER (MOD ≠ 2N)

So far, we have design the counters with MOD number equal to 2N,
where N is the number of bit (N=1, 2, 3, 4……) (also correspond to
number of FF).

Thus, the counters are limited on for counting MOD-2, MOD-4, MOD-8,
MOD-16 etc…

The question is how to design a MOD-5, MOD-6, MOD-7, MOD-9 which

is not a MOD-2N (MOD ≠ 2N)?

MOD-6 counters will count from 010 (0002) to 510 (1012) and after
that will recount back to 010 (0002) continuously.

10
 27/6/2018

ASYNCHRONOUS COUNTER (MOD ≠ 2N) (cont…)

Example 2
Construct MOD 6 ripple up counter circuit using JK flip flop.

Solution:
PRESENT STATE NEXT STATE
CBA CBA
000 001
001 010
010 011
011 100
100 101
101 000 (110) State Diagram
Next State Table Reset the state to 0002
when 1102 is detected

ASYNCHRONOUS COUNTER (MOD ≠ 2N) (cont…)

Solution:

Circuit diagram for MOD-6 ripple Up Counter (MOD ≠ 2N)

11
 27/6/2018

ASYNCHRONOUS COUNTER (MOD ≠ 2N) (cont…)

Video\4. Counter\The MOD 10 Counter.exe

TUTORIALS
Exercise 4
Draw MOD-5 Ripple Down-counter and Up-counter (MOD ≠ 2N)

Exercise 5
Determine mod and output frequency (QD) for counter circuit in figure below if
input frequency is 30 kHz.
Solution
We get input NAND gate = 1 are from DCB
output = 111.
As reminder, LSB flip flop received clock
trigger from outside.

So, this circuit is mod 14 counter (11102).

30
= = = 2.14
14

12
 27/6/2018

IC FOR ASYNCHRONOUS COUNTER (IC 7493)

Video\4. Counter\The 7493 IC Binary Counter.exe

IC FOR ASYNCHRONOUS COUNTER (IC 74293)

13
 27/6/2018

IC FOR ASYNCHRONOUS COUNTER (IC 74293) (cont…)

Example 3
Design MOD ≤ 16 Asynchronous Up-counter using 74293 IC with the clock input frequency is
10 kHz. Find the output frequency in Q3.
Mod 10 requires 4 flip flop.
Solution: Q0 output should be connected to
clock input, .
Design MOD-10 ripple up-counter (decade counter).
10 kHz clock input should be triggered
to .
Counter will reset to 0000 when the
number is to 1010 (10).
Q3 and Q1 outputs need to be
connected to MR1 and MR2.

10
= = = 1
10 10

IC FOR ASYNCHRONOUS COUNTER (IC 74293) (cont…)

Example 4
Determine the MOD for each configuration shown below?

Answer: MOD 8

Answer: MOD 5

14
 27/6/2018

IC FOR ASYNCHRONOUS COUNTER (IC 74293) (cont…)

Example 5
Determine the MOD for configuration shown below?

Answer: MOD 14

TUTORIALS
Exercise 6
Determine how 74LS93 integrated circuits are connected to mod 16 with the clock input
frequency is 10 kHz. Find the output frequency in Q3.

Solution:

Mod 16 requires 4 flip flop.

Q0 output should be connected to

clock input, .

10 kHz clock input should be triggered

to .

IC 74LS93 connected as mode 16

15
 27/6/2018

ASYNCHRONOUS DECADE COUNTER

The binary counters previously introduced have two to the power n states. But counters with
states less than this number are also possible.
They are designed to have the number of states in their sequences, which are called
truncated sequences.
These sequences are achieved by forcing the counter to recycle before going through all of its
normal states.
A common modulus for counters with truncated sequences is ten. A counter with ten states
in its sequence is called a decade counter. The circuit above is an implementation of a decade
counter.

ASYNCHRONOUS DECADE COUNTER (cont…)

The sequence of the decade counter is shown

in the table below:

Once the counter counts to ten (1010),

all the flip-flops are being cleared.
Notice that only Q1 and Q3 are used to
decode the count of ten.
This is called partial decoding, as none
of the other states (zero to nine) have
both Q1 and Q3 HIGH at the same
time.

Truth Table Asynchronous Decade Counter

16
 27/6/2018

ASYNCHRONOUS UP-DOWN COUNTER

In certain applications a counter must be able to count both up and down.

The circuit below is a 3-bit up-down counter. It counts up or down depending on the status of
the control signals UP and DOWN.
When the UP input is at 1 and the DOWN input is at 0, the NAND network between FF0 and
FF1 will gate the non-inverted output (Q) of FF0 into the clock input of FF1.
Similarly, Q of FF1 will be gated through the other NAND network into the clock input of FF2.
Thus the counter will count up.

ASYNCHRONOUS UP-DOWN COUNTER (cont…)

When the control input UP is at 0 and DOWN is at 1, the inverted outputs of FF0 and FF1 are
gated into the clock inputs of FF1 and FF2 respectively.
If the flip-flops are initially reset to 0’s, then the counter will go through the following
sequence as input pulses are applied.
Notice that an asynchronous up-down counter is slower than an up counter or a down
counter because of the additional propagation delay introduced by the NAND networks.

17
 27/6/2018

ASYNCHRONOUS UP-DOWN COUNTER (cont…)

Asynchronous Up-Down Counter Waveform for 4 Bit Up-Down Counter

ASYNCHRONOUS COUNTER

Disadvantages of Asynchronous Counters:

- Propagation delay is severe for larger MOD of counters, especially at the MSB.
- Existence of ‘glitch’ is inevitable for MOD ≠ 2N counters.
- Cannot design random counters (i.e: to design circuit that counts numbers in
these sequence.
5→6→7→2→3→1→5→6→7→2→3→1→5→6

Solution, use SYNCHRONOUS COUNTERS.

18
 27/6/2018

STUDENT LEARNING OUTCOMES

At the end of this class, student should be able to:

Explain the operations, circuits, truth table and timing

diagram of module synchronous counters.
State the use of cascade connection and enable input in
the counters.
a. synchronous counter as an up-counter
b. synchronous counter as an down-counter
Analyze and design counter circuits.

SYNCHRONOUS COUNTER

A synchronous counter, in contrast to an asynchronous counter, is one whose outputs bits

change state simultaneously, with no ripple.
The only way we can build such a counter circuit from J-K flip-flops is to connect all the clock
inputs together, so that each and every flip-flop receives the exact same clock pulse at the
exact same time.

19
 27/6/2018

SYNCHRONOUS COUNTER (cont…)

Now, the question is, what do we do with the J and K inputs?

We know that we still have to maintain the same divide-by-two frequency pattern in order to
count in a binary sequence, and that this pattern is best achieved utilizing the ‘toggle’ mode
of the flip-flop, so the fact that the J and K inputs must both be (at times) ‘high’ is clear.
However, if we simply connect all the J and K inputs to the positive rail of the power supply as
we did in the asynchronous circuit, this would clearly not work because all the flip-flops
would toggle at the same time: with each and every clock pulse!

SYNCHRONOUS COUNTER (cont…)

A four-bit synchronous ‘up’ counter

20
 27/6/2018

SYNCHRONOUS COUNTER (cont…)

A four-bit synchronous ‘down’ counter

HOW TO DESIGN SYNCHRONOUS COUNTER

For synchronous counters, all the flip-flops are using the same CLOCK signal. Thus, the
output would change synchronously.

Procedure to design synchronous counter are as follows:

STEP 1: Obtain the State Diagram
STEP 2: Obtain the Excitation Table using state transition table for any particular
FF (JK or D). Determine number of FF used.
STEP 3: Obtain and simplify the function of each FF input using K-Map.
STEP 4: Draw the circuit.

21
 27/6/2018

HOW TO DESIGN SYNCHRONOUS COUNTER (cont…)

Example 6
Design a MOD-4 synchronous up-counter, using JK FF.

Solution:
STEP 1: Obtain the State Transition Diagram

HOW TO DESIGN SYNCHRONOUS COUNTER (cont…)

Solution:
STEP 2: Obtain the Excitation Table. Two JK FF are used.
OUTPUT TRANSITION FF INPUT
QN QN+1 J K
0 → 0 0 X
0 → 1 1 X
Excitation table
1 → 0 X 1
1 → 1 X 0

PRESENT STATE NEXT STATE INPUT J, K

B A B A JB KB JA KA
0 0 0 1 0 X 1 X
0 1 1 0 1 X X 1
1 0 1 1 X 0 1 X
1 1 0 0 X 1 X 1

22
 27/6/2018

HOW TO DESIGN SYNCHRONOUS COUNTER (cont…)

Solution:
STEP 3: Obtain the simplified function using K-Map.

! 0 1 ! 0 1
0 0 1 0 X X
1 X X JB = A 1 0 1 KB = A

! 0 1 ! 0 1
0 1 X 0 X 1
1 1 X JA = 1 1 X 1 KA = 1

HOW TO DESIGN SYNCHRONOUS COUNTER (cont…)

Solution:
STEP 4: Draw the circuit diagram.

MOD-4 synchronous up-counter

23
 27/6/2018

HOW TO DESIGN SYNCHRONOUS COUNTER (cont…)

Example 7
Design a MOD-8 counter to count in the following sequence: 0, 1, 2, 3, 4, 5, 6, 7.

Solution:
STEP 1: Determined Flip-flop used and creating state transition diagram
(Rajah Keadaan).
N = 2n
8 = 2n
n = log 8 / log 2
n = 3 FF (3 bit)

M = 2n – 1
M = 23 – 1 = 8 – 1 = 7

N = Modulo / MOD
n = Flip Flop used
M = Maximum number to be count

HOW TO DESIGN SYNCHRONOUS COUNTER (cont…)

Solution:
STEP 2: Creating present state-next state table

Q0 = QA
Q1 = QB
Q2 = QC

24
 27/6/2018

HOW TO DESIGN SYNCHRONOUS COUNTER (cont…)

Solution:
STEP 3: Expand the present state-next state table to form the transition.

OUTPUT TRANSITION FF INPUT

QN QN+1 J K

0 → 0 0 X

0 → 1 1 X

1 → 0 X 1

1 → 1 X 0

‘X’ indicates a “don’t care”

condition

HOW TO DESIGN SYNCHRONOUS COUNTER (cont…)

Solution:
STEP 4: Use Karnaugh maps to identify the present state logic functions for each of the inputs.
E.g. for JC we get:

JC = QBQA
Using similar techniques for the other
inputs we get:
0 0 0 1
KC = QBQA
X X X X JB = QA
K B = QA
JA = 1
KA = 1

25
 27/6/2018

HOW TO DESIGN SYNCHRONOUS COUNTER (cont…)

Solution:
STEP 5: Constructing Circuit

STUDENT LEARNING OUTCOMES

At the end of this class, student should be able to:

Analyze and design a multiple mode synchronous counter

with the aid of Karnaugh Map.
Explain the applications of counter integrated circuits:
a. 4-bit binary counters
b. Decade counters
c. Octal counters

26
 27/6/2018

HOW TO DESIGN SYNCHRONOUS COUNTER THAT

COUNT RANDOM NUMBER
Example 8
Design a synchronous counter to count 4, 7, 3, 0 and 2 respectively using JK Flip-flop negative
triggered by showing:
i. Flip-flop used
ii. State Transition Diagram
iii. Excitation Table / Present state, next state
iv. Karnough Map & perform simplified function
v. The synchronous counter

HOW TO DESIGN SYNCHRONOUS COUNTER THAT

COUNT RANDOM NUMBER (cont…)
Solution
STEP 1: Flip Flop used

Find Modulo, N = 2n

M = 7, M = 2n – 1 = 7

2n = N, so N = 7 + 1 = 8 → MOD 8

2n = 8, n = log 8 / log 2

n = 3 bit = 3 flip flop

27
 27/6/2018

HOW TO DESIGN SYNCHRONOUS COUNTER THAT

COUNT RANDOM NUMBER (cont…)
Solution
STEP 2: State Transition Diagram to count 4, 7, 3, 0 and 2

Present Next State

J K
Qn Qn + 1
100 0 0 0 X

0 1 1 X
010 111
1 0 X 1

1 1 X 0

Excitation Truth Table for Counter using JK

000 011 Flip flop

HOW TO DESIGN SYNCHRONOUS COUNTER THAT

COUNT RANDOM NUMBER (cont…)
Solution
STEP 3: Excitation Table / Present State, Next State

PRESENT STATE NEXT STATE

DECIMAL JC KC JB KB JA KA
QC QB QA QC QB QA

4 1 0 0 1 1 1 X 0 1 X 1 X

7 1 1 1 0 1 1 X 1 X 0 X 0

3 0 1 1 0 0 0 0 X X 1 X 1

0 0 0 0 0 1 0 0 X 1 X 0 X

2 0 1 0 1 0 0 1 X X 1 0 X

28
 27/6/2018

HOW TO DESIGN SYNCHRONOUS COUNTER THAT

COUNT RANDOM NUMBER (cont…)
Solution
STEP 4: Karnough Map and Simplified Function

CB CB
00 01 11 10 00 01 11 10
A A
0 0 X 1 X X X X
0 0
0 2 6 4 0 2 6 4
X X X X X 1 0 X
1 1
1 3 7 5 1 3 7 5

K-Map for K-Map for

JA = QC KA = "

HOW TO DESIGN SYNCHRONOUS COUNTER THAT

COUNT RANDOM NUMBER (cont…)
Solution
STEP 4: Karnough Map and Simplified Function

CB CB
00 01 11 10 00 01 11 10
A A
1 X X 1 X 1 X X
0 0
0 2 6 4 0 2 6 4
X X X X X 1 0 X
1 1
1 3 7 5 1 3 7 5

K-Map for K-Map for

JB = 1 KB = "

29
 27/6/2018

HOW TO DESIGN SYNCHRONOUS COUNTER THAT

COUNT RANDOM NUMBER (cont…)
Solution
STEP 4: Karnough Map and Simplified Function

CB CB
00 01 11 10 00 01 11 10
A A
0 1 X X X X X 0
0 0
0 2 6 4 0 2 6 4
X 0 X X X X 1 X
1 1
1 3 7 5 1 3 7 5

K-Map for K-Map for

JC = QA’ ● QB KC = QB

HOW TO DESIGN SYNCHRONOUS COUNTER THAT

COUNT RANDOM NUMBER (cont…)
Solution
STEP 5: Perform Counter Circuit
By using simplified function from K-Map,
JA = QC, KA = #$, JB = 1, KB = #$, JC = QA + QB, KC = QB

30
 27/6/2018

4-BIT BINARY COUNTER

CP1 CP 0

MR
1 CP 0
MR Q
2 0

Q
3
CP1
MR
1
Q Q1 Q2 Q
Q1 MR 0 3
2
Q2

Block diagram and Pin Configuration of a 4-bit binary counter IC 7493

4-BIT BINARY COUNTER (cont…)

The 7493 has four JK flip-flops with outputs Q0 , Q1, Q2 , Q3 , where Q0 is the LSB (least
significant bit) and Q3 is the MSB (most significant bit).
The FFs are shown arranged with the LSB on the left.
This is done to satisfy the convention that the circuit input signals appear on the left.
We have been drawing our counters with the LSB on the right so that the order of the
FFs is the same as the order of the bits in the binary count.
Each FF has a CP (clock pulse) input, which is just another name for the CLK input.
The clock inputs to Q0 and Q1, labeled 0 and 1 respectively, are externally
accessible.
The inversion bars over these inputs indicate that they are activated by a NGT (Negative-
going transition ).

31
 27/6/2018

4-BIT BINARY COUNTER (cont…)

Each FF has an asynchronous clear input (CLR).

These are connected together to the output of a two-input NAND gate with inputs MR1
and MR2, where MR stands for master reset.
Both MR inputs must be HIGH to clear the counter to 0000.
Flip-flops Q1, Q2, and Q3 are already connected as a 3-bit asynchronous counter.
Flip-flop Q0 is not connected to anything internally.
This allows the user has the option of either connecting Q0 to Q1 to form a 4-bit counter
or using Q0 separately if desired.

4-BIT BINARY COUNTER (cont…)

Example 9
Show how the 7493 should be connected to operate as a MOD-16 counter with a 10kHz
clock input.

Solution
A MOD-16 counter requires four FFs, and so we must connect the Q0 output to 1, the
clock input of flip-flop Q1. The 10kHz pulses are applied to 0, the clock input of Q0. The
output, fout is taken at Q3
CP1

f 10kHz
fout = in = = 625Hz CP 0
16 16 MR MR
1 2

Q Q 2 Q1 Q
3 0

7493 wired as a MOD-16 counter

32
 27/6/2018

DECADE COUNTER

A commercially available decade counter is the 7490. This circuit is internally divided
into two section giving a ÷ 2 and a ÷ 5 representation.

7490 decade counter

DECADE COUNTER (cont…)

Example 10
Show how the 7490 can be connected to operate as MOD-6 counter.

Solution
The connections from QB and QC to the R0(1) and R0(2) inputs respectively produced a reset
counter without the need for an external gate since the gate is internal to the 7490 chip.
In this case, QB = QC = 1 uniquely on the count of 6 so, giving a reset after the binary
equivalent of decimal 6 has appeared on the output lines for a short period of time

7493 wired as a MOD-16 counter

33
 27/6/2018

OCTAL COUNTER
The CD4022 is a 4 stage divide-by-8 counter with 8 decoded outputs and a carry out bit.
This counter is cleared to its 0 count by a logical “1” on its RESET line.
The counter is advanced on the positive-edge of the clock signal when the CLOCK
ENABLE signal is in the logical “0” state.

Pin Assignment Octal Counter IC CD4022 Logic diagram of Octal Counter IC CD4022

TUTORIALS
Exercise 7
An asynchronous up counter has a 125 kHz output clock frequency. If input clock frequency is
2 MHz, determine:
i. Mod of counter
ii. Output clock frequency of third flip flop.
iii. State table of counter

Solution:

34
 27/6/2018

Question 1
Refer to state diagram below, draw a synchronous counter using JK flip-flop by following the
sequence number. Illustrate: 010
i. Excitation table
ii. Karnaugh map and Boolean expression 000 110

iii. The logic circuit

100

Solution:

i. Excitation table

Solution:

ii. Karnaugh map and Boolean expression

35
 27/6/2018

Solution:

iii. The logic circuit

Question 2
An asynchronous counter (up counter) has a 2 MHz input frequency. The output frequency for
the last flip flop is 125 kHz. Determine:
i. The number of flip flops required.
ii. The frequency input for the third flip-flop
iii. The logic circuit

Solution:

i. The number of flip flops required.

36
 27/6/2018

Solution:

ii. The frequency input for the third flip-flop

iii. The logic circuit

37