Documentos de Académico
Documentos de Profesional
Documentos de Cultura
ABSTRACT
GDI (Gate Diffusion Input) - a new technique of low power
digital circuit design is described. This technique allows reducing
power consumption, delay and area of digital circuits, while
maintaining low complexity of logic design. Performance
comparison with traditional CMOS and various PTL design
techniques is presented, with respect to the layout area, number of
devices, delay and power dissipation, showing advantages and
drawbacks of GDI as compared to other methods. A variety of
logic gates have been implemented in 0.35pm technology to
compare the GDI technique with CMOS and PTL. A prototype test
chip of 8-bit CLA Adder has been fabricated, based on GDI and
CMOS cell libraries , showing up to 45% reduction in power-delay
product in GDI. Properties of implemented circuits are discussed,
simulation results are reported and measurements of a test chip are
presented.
I.
INTRODUCTION
I - 477
11.
P
Q
VDD
VDD
CMOSInverter
nMOS Trans Gate
CMOSInverier
out
Function
level of F1 is VTp (instead of expected OV) because of poor highto-low transition characteristics of PMOS pass-transistor [4].It is
obvious that the only case (among all the possible transitia'ns)
where the effect occurs is the transition from the A=O, B=VDD to
A=O, B=O.
The fact that demands a special emphasis is that in about 50%; of
the cases (for B=l) the GDI cell operates as a regular CMOS
inverter, which is widely used as a digital buffer for logic level
restoration. In some of these cases, when VDD='1' without a swing
drop from the previous stages, a GDI cell functions as an inverter
buffer and recovers the voltage swing. Although this feature
allows a self-swing restoration in certain cases, in this paper the
worst-case is assumed and additional circuitry is used for swing
restoration in the implemented circuits.
An additional analysis of transient response, swing-restore
buffering and switching characteristics is presented in [8]. It can be
shown from this analysis, that the delay of CMOS gate compared
to GDI gate with same b c t i o n a l complexity is given by:
where the high bound is for high output capacitive load and $the
low bound is for low output capacitance.
'0'
'1'
NOT
IV.
111.
I - 478
9
CMOS
TG
N-PG
-
2 transistors
OR
6 transistors
$$
!........i
4 transistors
ouf
OUf
vdd
2 transistors
AND
F1
F2
6 transistors
AB
AB
A+B
6 transistors
25.7
31.2
32.0
0.9
0.8
1.3
8
8
8
34.1
45.2
43.1
6 transistors
1.4
1.5
1.9
12
12
12
30.8
31.8
33.2
0.8
1.1
1.4
4 transistors
16
16
16
30.1
31.8
29.6
2.8
2.5
3.5
16
16
16
Table 4. Logic gates comparisons (GDI, CMOS, Transmission Gate and n-MOS Pass Gate). Two cells and buffers are taken info account in
I - 479
Table 5. Measured delays andpower dissipation of GDI and CMOS 8-bit Adders,
VI.
CLA Adder was fabricated using GDI and CMOS, and used as a
test vehicle. Measurements, as well as simulation comparisons
with existing PTL and CMOS techniques were camed out, as
described in this paper and elsewhere [SI, showing an up to 45%
reduction of power-delay product in the test chip in GDI over
CMOS, and significant improvements in performance, as well as
decreased number of transistors in GDI circuit over CMOS and
PTL.
The device under test was implemented in regular p-well CMOS
processes, which casts a limitation on a GDI cell library. Still,
even in limited-library based GDI circuits, significant
improvements of performance are observed. Implementations of
GDI circuits in SO1 or twin-well CMOS processes are expected to
supply more power-delay efficient design, due to the use of a
complete cell library with reduced transistor count.
The advantages of GDI technique, namely Shannon-based
design algorithm [9], 2-transistors implementation of complex
logic functions and in-cell swing restoration under certain
operating conditions are unique within existing low-power design
techniques. This, together with positive measurement and
simulation results, provide an evidence that GDI design might
enrich the toolbox of VLSI circuit designers.
I - 480
ACKNOWLEDGMENTS
The authors would like to thank Professor E.G. Friedman for his
constructive comments and suggestions. We would also like to
thank G. Samuel and the staff of Technion Research Center of
Microelectronic Systems, for their support during the research. We
finally thank M. Feldman, A. Panush and other students for
participating in projects in different stages of the research.
REFERENCES
N. Weste, K. Eshraghian, Principles of CMOS Digital
Design, Addison-Wesley, pp. 304-307.
A. P. Chandrakasan, R. W. Brodersen, Minimizing Power
Consumption in Digital CMOS Circuits, Proceedings of the
IEEE, vol. 83, no. 4, pp. 498-523, April 1995.
W. AI-Assadi, A. P.Jayasumana and Y. K.Malaiya, Passtransistor logic design, International Journal of Electronics,
1991, vol. 70, no. 4, pp. 739-749.