Documentos de Académico
Documentos de Profesional
Documentos de Cultura
Features
I Wide supply voltage range: I Low power: 100 nW (typ.) 8 mA (min.) at VO = 0.5V 3.0V to 15V I High noise immunity: 0.45 VDD (typ.) I High current sinking: capability: and VDD = 10V
Applications
Automotive Data terminals Instrumentation Medical electronics Alarm system Industrial controls Remote metering Computers
Ordering Code:
Order Number CD4010CM CD4010CN Package Number M16A N16E Package Description 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter X to the ordering code.
Connection Diagram
Pin Assignments for DIP and SOIC
Schematic Diagram
Hex COS/MOS to DTL or TTL converter (inverting). Connect VCC to DTL or TTL supply. Connect VDD to COS/MOS supply.
Top View
DS005945
www.fairchildsemi.com
CD4010C
DC Electrical Characteristics
Test Conditions Symbol Characteristics VO ICC PD Quiescent Device Current Quiescent Device Dissipation/Package Output Voltage VOL VOH LOW Level HIGH Level Noise Immunity (All Inputs) VNL VNH Output Drive Current IDN IDP IIN N-Channel (Note 3) P-Channel (Note 3) Input Current VO 1.5 VO 3.0 VO 3.5 VO 7.0 0.4 0.5 2.5 9.5
Note 3: IDN and IDP are tested one output at a time.
Limits 40C +25C Min Typ 0.03 0.05 0.15 0.5 0 0 4.99 9.99 5 10 Max 3 5 15 50 0.01 0.01 4.95 9.95 Min +85C Max 42 70 210 700 0.05 0.05 A A W W V V V V Units Min Max 3 5 15 50 0.01 0.01 4.99 9.99
(Volts) VDD 5 10 5 10 5 10 5 10
5 10 5 10 5 10 5 10
V V V V mA mA mA mA pA
10
www.fairchildsemi.com
CD4010C
AC Electrical Characteristics
Symbol tPHL tPLH Characteristics Propagation Delay Time: HIGH-to-LOW Level (tPHL)
(Note 4)
Test Conditions VDD (Volts) Min 5 10 5 10 5 10 Limits Typ 15 10 10 50 25 15 20 16 80 50 5 Max 70 40 35 100 70 40 60 50 160 120 pF ns ns ns ns Units
TA= 25c, CL= 15 pF, unless otherwise noted. Typical Temperature coefficient for all values of VDD= 0.3%/C
5 10
tTHL tTLH
Transition Time: HIGH-to-LOW Level (tTHL) LOW-to-HIGH Level (tTLH) Input Capacitance (CI)
Typical Application
www.fairchildsemi.com
CD4010C
16-Line Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M16A
www.fairchildsemi.com
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILDS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 5 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com
www.fairchildsemi.com