Documentos de Académico
Documentos de Profesional
Documentos de Cultura
Features
s Edge-triggered s 8-bit high speed register s Parallel in and out s Common clock and master reset
Ordering Code:
Order Number DM74LS273WM DM74LS273SJ DM74LS273N Package Number M20B M20D N20A Package Description 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter X to the ordering code.
Logic Symbol
Connection Diagram
Pin Descriptions
Pin Names CP D0D7 MR Q0Q7 Data Inputs Asynchronous Master Reset Input (Active LOW) Flip-Flop Outputs Description Clock Pulse Input (Active Rising Edge)
Truth Table
Inputs MR L H H
H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial
Outputs Dn X H L Qn L H L
CP
X
DS009825
www.fairchildsemi.com
DM74LS273
Functional Description
The DM74LS273 is an 8-bit parallel register with a common Clock and common Master Reset. When the MR input is LOW, the Q outputs are LOW, independent of the other inputs. Information meeting the setup and hold time requirements of the D inputs is transferred to the Q outputs on the LOW-to-HIGH transition of the clock input.
Logic Diagram
www.fairchildsemi.com
DM74LS273
Electrical Characteristics
Over recommended operating free air temperature range (unless otherwise noted) Symbol VI VOH VOL Parameter Input Clamp Voltage HIGH Level Output Voltage LOW Level Output Voltage II IIH IIL IOS ICC Input Current @ Max Input Voltage HIGH Level Input Current LOW Level Input Current Short Circuit Output Current Supply Current Conditions VCC = Min, II = 18 mA VCC = Min, IOH = Max, VIL = Max VCC = Min, IOL = Max, VIH = Min IOL = 4 mA, VCC = Min VCC = Max, VI = 7V VCC = Max, VI = 2.7V VCC = Max, VI = 0.4V VCC = Max (Note 3) VCC = Max 20 2.7 3.4 0.35 0.25 0.5 0.4 0.1 20 0.4 100 27 mA A mA mA mA Min Typ (Note 2) Max 1.5 Units V V
Note 2: All typicals are at VCC = 5V, TA = 25C. Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.
Switching Characteristics
VCC = +5.0V, TA =+25C CL = 15 pF Symbol Parameter Min fMAX tPLH tPHL tPLH Maximum Clock Frequency Propagation Delay CP to Qn Propagation Delay MR to Qn 30 24 24 27 RL = 2 k Max MHz ns ns Units
www.fairchildsemi.com
DM74LS273
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide Package Number M20B
www.fairchildsemi.com
DM74LS273
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D
www.fairchildsemi.com
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILDS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. www.fairchildsemi.com 6 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com