Documentos de Académico
Documentos de Profesional
Documentos de Cultura
A+5V
Servo analog +5V
power
R1 2.2 50ma
BC15
0.1U
CN1 RFGND
FB
L1
1 P+12V Servo MOTOR +5V power
2 GND
3 L3 GND M+5V
130 ma~214 ma
4 P+5V L11
FB
JST-CON4-2.54mm
FB BC24 EC9
Servo PLL/slicer +3.3V power
0.1U 47U16V FB
RF3.3V PLL3.3V
12mA
L20 R123 2.2
MGND
+ EC14 BC40 BC58
ADJ
EC4 BC28 BC13 BC21 BC14 EC10 BC33
R28
470U16V 330P 0.1u 33P 0.1U 220U16V 0.1u RF3.3V 6300 POWER +3.3V
1
NC(470) 90ma~110ma
GND GND
0 R29
GND
GND
If adjust regurator is
used, change it to 750 APLLVCC3
R125 33
3 mA
Audio PLL POWER + 3.3V
260mA BC60
Video buffer +5V 0.1U
FB
V+5V
0.3mA
L14 GND SYSTEM Digital POWER +3.3V
VCC3
BC25
AD_VCC3
0.1U
R141 10
34ma~58ma(64 Mx1)
SD_VCC3 SDRAM POWER +3.3V
VGND FB
BC71 + EC27 L26
0.1U 100U16V
BC7 EC7
R14 + 0.1U
0.1U BC56
1
GND MGND NC
220U16V 0.1U
P+5V
L25
+5AVAA
60 mA(5.1ch)
0 R15 If adjust GND
TP49 FB
regurator GND
GND
If adjust is used,
GND VGND regurator is change it
used, change
1
to 470 EC23
BC50
it to 220 0.1U
2
100U16V
GND AGND
GND AD_GND
+ EC1 BC2 BC46 EC18
BC1 100U16V
2
GND
AGND
Revisão: A
Data: 01/06/05
Obs.: 1º versão do Esquema elétrico
enviado pelo fornecedor
ESQUEMA ELÉTRICO DSP D-201/GBD-120 - Sunplus
AU_D0 ROMCS1
AU_D0 9 3 ROMCS1
ROM_CS2 ROMOE
ROM_CS2 3 3 ROMOE
ROMWE
3 ROMWE
ROM_CS3
ROM_CS3 3 3 ROM_A[0..19]
DVCC3 VCC1.8
?? SAM SUNG & SANYO OPU CD_SENSE
CD_SENSE 7
AU_LRCK
AU_BCK AU_LRCK 9
3 ROM_D[0..7]
I2C_DATA
3 SP_SDA
? , RESET_B AU_XCK AU_BCK 9 I2C_CLK
??? RESET_B 3,9 AU_XCK 9 3 SP_SCL
SPDIF_OUT
SPDIF_OUT 8
BC70 BC68 BC62 BC65 BC66 BC57 BC67 BC61 BC64 BC69 DRAM_D[0..15] 3
C49 R61 mode DRAM_A[0..11] 3
BA0
0.1U 0.1U 0.1U 0.1U 0.1U 0.1U 0.1U 0.1U 0.1U 0.1U BA1 BA0 3
DQM0 BA1 3
1000P 20K SANYO HD62/60 DQM0 3
TV_DAC5 DQM1
GND GND TV_DAC4 TV_DAC5 6 /M_CS DQM1 3
TV_DAC3 TV_DAC4 6 / RAS /M_CS 3
2700P 3.3K SUMSANG DL2/3 TV_DAC3 6 /RAS 3
CF_SENSE / CAS
CF_SENSE 7 /CAS 3
TP24 /WE
CARD_RESET TV_DAC0 /WE 3
CARD_RESET 7 TV_DAC0 6
DFCO V_BAIS
V_COMP V_BIAS 6 AUDIO_MUTE
V_COMP 6 AUDIO_MUTE 8
V_REF
V_FSADJ V_REF 6 L ED LED
5 DMEA V_FSADJ 6 8
V _V_SYNC
V_H_ SYNC V_V_SYNC 7
HG TP27 V_H_SYNC 7 DQM2 DRAM_D[16..31] 3
5 TCO DQM3 DQM2 3
5 FCO C50 R62 39K R63 2.2K DQM3 3
SCO 5
C49 R61 20K 1000P R64 2.2K
RFGND 1000P N LGIN2 SPDCO 5 AD_VCC3
N LGIN1 C59 TRAY- 5
TP23 C48 RFGND 1U TRAY+ 5 SCART_SIG
SCART_SIG 10
0.1U
0.1U
LGIN1 C56 NC R71 5.1K R60 5.1K D11 SCART_DISPLAY
0.01u C83 470P SCART_DISPLAY 10
C40 R56 1.5K R70 5.1K TP16
0.068u C41 FD 1N4148
C84
C52
C51
NC C55 47P ATO R130 20K
TP17 C47 47P AI N_R R131 470
$$$8780
MIC_R 7
LGIN2 C39
1U
AIN_L
RFGND MGND 0.47U C85 R132
VGND
VGND
VGND
RFGND
VCC1.8
PLL3.3V
D12
VVCC3
VVCC3
VVCC3
DVCC3
GND
AD_GND
TP15
MGND
1N4148
VREFO RF3.3V RF3.3V C86
RFGND
AIN_L R133 20K R134 470
MIC_L 7
SCART_SIG
SPDIF_OUT
V_ H_SYNC
AUDIO_MUTE
V_V_SYNC
D13
AU_LRCK
TV_DAC3
TV_DAC0
V_FSADJ
0.47U
TV_DAC5
TV_DAC4
C87 R135
AU_BCK
AU_XCK
V_COMP
V_BIAS
V_REF
AU_D0
LED
TP22
1N4148 0.001U 10K
SLVL
216
215
214
213
212
210
208
207
206
205
204
203
202
201
200
199
198
197
196
195
194
193
192
191
190
189
188
187
186
185
184
183
182
181
180
179
178
177
176
175
174
173
172
171
170
169
168
167
166
165
164
163
209
211
TP14 SLICER AD_GND
U8
DMEA
FEO
TEO
HGIN
FGIN
V_BIAS
VREFO
LGIN1
LGIN2
PDRSET
V_FSADJ
VDD_K6
FDRSET
VSS_K6
SC_OUT
V_COMP
VDD_O7
PWM_VSS
SC1_OUT
TV_DAC5
TV_DAC4
TV_DAC3
TV_DAC2
TV_DAC1
TV_DAC0
SPDC_OUT
V_REFOUT
LPFNIN
AUD3/GPIO
AUD2/GPIO
AUD1/GPIO
AUD0/GPIO
AUD4/GPIO
PWM_VDD
IECTX/GPIO
IECRX/GPIO
A_XCK/GPIO
A_BCK/GPIO
UA0_TX/GPIO
UA0_RX/GPIO
A_LRCK/GPIO
FDFLT
PLLVSS
DAVSS
DAVDD
PDFLT1
PLLVDD
TRAY_OUT
VDD_TVA2
VDD_TVA1
VDD_TVA0
VSS_TVA2
VSS_TVA1
VSS_TVA0
C46 R55 20K
RFGND 0.01U 1 162 AD_GND
C38 DSRSET VSS_ADA
2 CNIN VDD_ADA 161 AD_VCC3
100P 3 160
C37 SLVL VM AI N_R C88 0.1U AD_GND
4 RFO PLL3.3V 4 SVDD AIN_R/AI_DAT 159
680P 5 158 ATO C69 0.1U
TP13 RFI RFO ATO/AI_LRCK AIN_L AD_GND
RFGND 6 SVSS AIN/AIN_L/AI_BCK 157
4 RFRP 7 RFRP VFD_DATA 156 VFD_DATA 7
4 RFCT 8 RFRPLP VFD_STB 155 VFD_STB 7
C36 0.1U 9 154
RFGND R50 10K TEXOLP VFD_CLK VFD_CLK 7
10 TEXO IR_IN 153 IR_IN 7
4 TEXO RF3.3V 11 ADVDD VSS_O6 152 GND
4 TEO 12
13
TEI M_A12/GPIO 151
150
SCART_DISPLAY
DRAM_D16
?? ?? 64 M sdram
? , 16 bit
4 FEO FEI UA1_DCD/GPIO/M_D16 DRAM_D17
4,5 CEI 14 CEI UA1_RI/GPIO/M_D17 149 ??
15 148 DRAM_D18
4,5 VREF2
VREF2
4 SBAD
16
SBAD
VREF
UA1_DTR/GPIO/M_D18
VDD_O6 147 DVCC3
mode
17 146 DRAM_D19
RFGND VRGD UA1_DSR/GPIO/M_D19 DRAM_D20 mode
BC41 EC13
RFGND 18
19
ADVSS UA1_RTS/GPIO/M_D20 145
144 DRAM_D21
A9 A8
0.1U 47U16V 4 SIPCLK
20
SRV_SCLK UA1_CTS/GPIO/M_D21
143 DRAM_D22
4 SIPDATA SRV_SDATA UA1_TX/GPIO/M_D22
4 SIPDEN 21 SRV_SDEN VSS_K5 142 GND 1 0 16 bit mode
RFGND 22 141 DRAM_D23
4
TTIO8 TP18 DFCT SRV_DFCT UA1_RX/GPIO/M_D23 DQM2
23 TTIO8 M_DQ2/GPIO 140
DQM3 32 bit mode
TTIO9 TP19 VCC1.8 24
25
VDD_K0 M_DQ3/GPIO 139
138 DRAM_D24
0 1
I2C_CLK TTIO9 PC_WAIT/GPIO/M_D24
26 TDM_DX/GPIO/ttin0_4 VDD_K5 137 VCC1.8
I2C_DATA 27 136 DRAM_D25
CF_SENSE TDM_CLK/GPIO/ttio1_5 PC_IOW/R_A26/GPIO/M_D25 DRAM_D26
28 135
SPCA8200A
CARD_RESET TDM_FSXR/GPIO/ttio2_6 PC_IOR/R_A25/GPIO/M_D26 DRAM_D27
29 TDM_DR/R_CS4_B/GPIO/ttio3_7 R_A24/GPIO/M_D27 134
30 133 DRAM_D28 ROM_A8 R97 10K
GND VSS_K0 R_A23/GPIO/M_D28 VCC3
CD_SENSE 31 132
IOCHRDY/GPIO VSS_O5 DRAM_D29 GND R127 NC
DVCC3 32 VDD_O0 R_A22/GPIO/M_D29 131 GND
RESET_B 33 130 DRAM_D30
ROM_A8 RST_B R_A21/GPIO/M_D30 DRAM_D31
34 R_A8 R_A20/GPIO/M_D31 129
ROM_A9 35 128
R_A9 VDD_O5 DRAM_A3 DVCC3
GND 36 VSS_O0 M_A3 127
ROM_A10 37 126 DRAM_A2 ROM_A9 R91 10K
R_A10 M_A2 GND
ROM_A11 38 125 DRAM_A1
ROM_A12 R_A11 M_A1 R128 NC
39 R_A12 VSS_K4 124 GND VCC3
ROM_A13 40 123 DRAM_A0
ROM_A14 R_A13 M_A0 DRAM_A10
41 R_A14 M_A10 122
42 121 BA1
VCC1.8 ROM_A15 VDD_K1 M_BA1/GPIO
43 R_A15 VDD_K4 120 VCC1.8
ROM_D7 44 119 DQM0 ROM_A10 R92 10K
R_D7 M_DQ0 GND
ROM_D6 45 118 DQM1
ROM_D5 R_D6 M_DQ1 DRAM_A4
46 R_D5 M_A4 117
GND 47 VSS_K1 VSS_O4 116 GND
ROM_D4 48 115 DRAM_A5
ROM_D3 R_D4 M_A5 DRAM_A6
49 R_D3 M_A6 114
ROM_D2 50 113 DRAM_A7
ROM_D1 R_D2 M_A7 ROM_A11 R88 10K
51 R_D1 VDD_O4 112 DVCC3 GND
ROM_D0 52 111 DRAM_A8
R_D0 M_A8
R_CS2_B/GPIO
R_CS3_B/GPIO
ROM_A0 DRAM_A9
R_WE_B/GPIO
53 110
R_OE_B/GPIO
CL KIN ROM_A1 R_A0 M_A9 DRAM_A11
54 R_A1 M_A11/GPIO 109
VDD_PLLA
VDD_PLLV
VSS_PLLA
VSS_PLLV
VCC3
M_CAS_B
M_RAS_B
R_CS1_B
M_WE_B
M_CLKO
CLKOUT
VDD_O1
VDD_O2
VDD_O3
M_CS_B
VDD_K2
VDD_K3
VSS_O1
VSS_O2
VSS_O3
VSS_K2
VSS_K3
XT1 27MHz
M_CKE
M_BA0
M_D15
M_D14
M_D13
M_D12
M_D10
M_D11
R_A16
R_A17
R_A18
R_A19
CLKIN
M_D7
M_D6
M_D5
M_D4
M_D3
M_D2
M_D1
M_D0
M_D9
M_D8
CLKOUT
R_A2
R_A3
R_A4
R_A5
R_A6
R_A7
DVCC3
DRAM_D15 VCC1.8
100 4.7K GND GND GND GND
ROM_CS2
ROM_CS3
ROM_A18
ROM_A19
ROM_A16
ROM_A17
ROMCS1
DVCC3
ROMWE
ROM_A2
ROM_A4
ROM_A6
ROM_A7
Q19 C67
ROMOE
ROM_A3
ROM_A5
DRAM_D14
DRAM_D13
DRAM_D12
DRAM_D10
DRAM_D11
R110 D10 R98 1K
DRAM_D7
DRAM_D6
DRAM_D5
DRAM_D3
DRAM_D1
DRAM_D0
DRAM_D9
DRAM_D8
1 VCC3
DRAM_D4
DRAM_D2
CLKOUT
1N4148(SMT) SDRAM_CLK 3 2
C LKIN
/M_CS
10K C75 J2
/ RAS
/CAS
/WE
0.1U
BA0
DVCC3
R90 NC
If MX29LV800T is used,
DVCC
ROM_VCC3
R93 0 FLASH_POWER R93 is 0, R90 is open
MX29F040 MX29LV800T
MX29LV800T
R90 0 NC
R93 NC 0
CN7
U12 DRAM_D[0..15] 2
1 2 GND 2 DRAM_A[0..11]
ROM_D7 ROM_A7 DRAM_A0 23 2 DRAM_D0
ROM_D6 3 4 ROM_A8 DRAM_A1 A0 D0 DRAM_D1
5 6 24 A1 D1 4
ROM_D5 ROM_A9 DRAM_A2 25 5 DRAM_D2
ROM_D4 7 8 ROM_A10 DRAM_A3 A2 D2 DRAM_D3
9 10 26 A3 D3 7
ROM_D3 ROM_A11 DRAM_A4 29 8 DRAM_D4
ROM_D2 11 12 ROM_A12 DRAM_A5 A4 D4 DRAM_D5
13 14 30 A5 D5 10
ROM_D1 ROM_A13 DRAM_A6 31 11 DRAM_D6
ROM_D0 15 16 ROM_A14 DRAM_A7 A6 D6 DRAM_D7
17 18 32 A7 D7 13
DRAM_A8 33 42 DRAM_D8
GND 19 20 GND A8 D8
R85 5.6K DRAM_A9 34 44 DRAM_D9
GND 21 22 A9 D9
ROM_A16 DRAM_A10 22 45 DRAM_D10
ROM_A15 23 24 DRAM_A11 A10/AP D10 DRAM_D11
25 26 35 A11 D11 47
R86 4.7K ROM_A17 DVCC3 DQM_0 15 48 DRAM_D12
DVCC3 27 28 2 DQM0 LDQM D12
DQM_1 39 50 DRAM_D13
29 30 2 DQM1 UDQM D13
R58 10K R57 4.7K 2 /WE WE 16 51 DRAM_D14
GND 31 32 WE D14
ROM_A1 2 /CAS CAS 17 53 DRAM_D15
ROM_A0 33 34 ROM_A2 RAS CAS D15
35 36 2 /RAS 18 RAS NC 36
2 /M_CS RAM_CS 19 40
2 ROM_CS2 37 38 ROM_CS3 2 CS NC/RFU
39 40 GND
CKE 37 28
2 M_CKE CKE VSS GND
FPC-con40-0.5mm RAM_CLK 38 41
BANK0 CLK VSS
2 BA0 20 BA0 VSS 54
BANK1 21 1
2 BA1 BA1 VDD
VDD 14
VDD 27
6 VSSq VDDq 3
12 VSSq VDDq 9
46 VSSq VDDq 43
52 VSSq VDDq 49
SDRAM 64M-7
GND
SD_VCC3
U13
U14
DRAM_D[0..15] 2 DRAM_A0 DRAM_D16 DRAM_D[16..31] 2
21 A0 DQ0 2
DRAM_A0 21 2 DRAM_D0 DRAM_A1 22 3 DRAM_D17
DRAM_A1 A0 DQ0 DRAM_D1 DRAM_A2 A1 DQ1 DRAM_D18
22 A1 DQ1 3 23 A2 DQ2 5
DRAM_A2 23 5 DRAM_D2 DRAM_A3 24 6 DRAM_D19
DRAM_A3 A2 DQ2 DRAM_D3 DRAM_A4 A3 DQ3 DRAM_D20
24 A3 DQ3 6 27 A4 DQ4 8
DRAM_A4 27 8 DRAM_D4 DRAM_A5 28 9 DRAM_D21
DRAM_A5 A4 DQ4 DRAM_D5 DRAM_A6 A5 DQ5 DRAM_D22
28 A5 DQ5 9 29 A6 DQ6 11
DRAM_A6 29 11 DRAM_D6 DRAM_A7 30 12 DRAM_D23
DRAM_A7 A6 DQ6 DRAM_D7 DRAM_A8 A7 DQ7 DRAM_D24
30 A7 DQ7 12 31 A8 DQ8 39
DRAM_A8 31 39 DRAM_D8 DRAM_A9 32 40 DRAM_D25
DRAM_A9 A8 DQ8 DRAM_D9 DRAM_A10 A9 DQ9 DRAM_D26
32 A9 DQ9 40 20 A10 DQ10 42
DRAM_A10 20 42 DRAM_D10 BA0 19 43 DRAM_D27
BA0 A10 DQ10 DRAM_D11 BA/A11 DQ11 DRAM_D28
2 BA0 19 BA/A11 DQ11 43 DQ12 45
C73 10P 45 DRAM_D12 RAM_CLK 35 46 DRAM_D29
GND R102 33 RAM_CLK DQ12 DRAM_D13 CKE CLK DQ13 DRAM_D30
2 SDRAM_CLK 35 CLK DQ13 46 34 CKE DQ14 48
CKE 34 48 DRAM_D14 49 DRAM_D31
2 M_CKE CKE DQ14 DRAM_D15 RAM_CS DQ15
DQ15 49 18 CS
RAM_CS 18 RAS 17 1
2 /M_CS CS RAS VCC SD_VCC3
RAS 17 1 CAS 16 25
2 /RAS RAS VCC CAS VCC
CAS 16 25 WE 15
2 /CAS CAS VCC WE
WE 15 7
2 /WE WE VCCQ
7 DQM_2 14 13
VCCQ SD_VCC3 2 DQM2 DQML VCCQ
DQM_0 14 13 DQM_3 36 38
2 DQM0 DQML VCCQ 2 DQM3 DQMH VCCQ
DQM_1 36 38 44
2 DQM1 DQMH VCCQ VCCQ
44 SD_VCC3 33 SD_VCC3
VCCQ NC
33 NC 37 NC VSSQ 4
37 NC VSSQ 4 VSSQ 10
10 26 41 BC53 BC48 BC51
VSSQ EC26 VSS VSSQ
26 VSS VSSQ 41 50 VSS VSSQ 47
50 47 +
VSS VSSQ BC52 BC55 BC54 GND GND 0.1U 0.1U 0.1U
GND 100U16V 0.1U 0.1U 0.1U
SDRAM 16M-7(512Kx16x2)
GND SDRAM 16M-7(512Kx16x2)
GND
GND Revisão: A
Data: 01/06/05
Obs.: 1º versão do Esquema elétrico
enviado pelo fornecedor
ESQUEMA ELÉTRICO PRÉ-AMP D-201/GBD-120 - Sunplus
A+5V RF3.3V
A+5V
R2 RF3.3V
BC3 + EC2
10
0.1U 47U16V C23 C26
1u 0.1u
C21 R30 1.2K (1%)
1u
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
1N4148(SMT)
NC
NC
XRFIP
XRFIS
DVSS
XRFO
XRFRP
XRFIN
XAGCOP
XGMRES
XRFTSTP
XRFSUM
XTDM17
XAGCON
XAGCCAP
XRFTSTN
AVSS
XFLTIP
AVDD
XFLTIN
XOPVIP1 1 80
XOPVIN1 XOPVIP1 XTDM_DX
2 XOPVIN1 XTDM_CLK 79 SIPCLK 2
XOPOP1 3 78
RFGND XOPOP1 XTDM_FSXR SIPDATA 2
4 XOPVIP2 XTDM_DR 77 SIPDEN 2
C3 XDPDC 5 76
A+5V 680P XOPVIN2 XTDM2
6 XOPVOP2 XTDM1 75
C4 RFGND 7 74
680P XDPDA AVSS XTDM0
8 XDPDA DVDD 73 RF3.3V
C1 XDPDA 9 72
RF3.3V 680P XDPDC XDPDB XCLK
10 XDPDC XDATA 71
R18 C2 11 70 TP11 DFCT
BC20 + EC5 680P XDPDD XCS
12 AVDD XDOUT 69 DFCT 2
10 D 13 68
0.1U 47U16V C XDVDD DVSS C43 TP9 RFCT
14 XDVDC XRFRPPH 67 RFGND
B 15 SPHE6310 66 C35 0.01U
A XDVDB XRFRPBH 0.01U RFCT 2
16 XDVDA AVDD 65 RF3.3V
17 64 TP21 TEXO
RFGND D AVSS XRFRPMEAN C34
18 XCDD XSBADPH 63 TEXO 2
Q6 C 19 62 0.047U
R21 0 DV DLDO B XCDC AVSS C33 TP20 TEO
20 XCDB XTEOCAP 61
A 21 60 33P R43 12K
2SB1132 F XCDA XTEO C32 TEO 2
22 XCDF XFEOCAP 59
DVD LD E 23 58 220P C44
XCDE XFEO 680P RFGND TP8 FEO
RF3.3V 24 DVDD DVDD 57 RF3.3V
D6 25 56
XTDM16 XTDM3 FEO 2
26 XTDM15 XTDM4 55
1N4148(SMT) 27 54 LDSW
XSBADCAP
XTDM14 XTDM5
XCEOCAP
XDVDLDO
XSVOTST
28 53
XDVDMDI
AVDD_5V
AVSS_5V
XCDLDO
XTDM13 XTDM6
XCDMDI
XTDM10
29 52
XTDM9
XSBAD
XR33K
XTDM12 XTDM7
XV165
XCEO
DVSS
DVSS
AVDD
AVSS
XV21
30 XTDM11 XTDM8 51
RFGND
TRAYIN 5
31
32
33
34
35
36
37
38
39
40
42
44
45
46
47
48
49
50
41
43
TRAYOUT 5
HOME 5
RFGND
A+5V
RF3.3V
DV DLDO
C28
150P
BC22 CDLDO RFGND
RFGND
C25
82P
TP41 0.1U MDI
C TP46
TP42 RFGND
E VREF1
TP44 A TP4 SBAD
RAD- RAD+
TP45 TP47 SBAD 2
D VREF2 2,5
ELCO-CON24(Vertical) A+5V TP43 TP3 VERF2
33K (1%)
TP39 TP34 C22
FOC+ B F BC31
R27
FOC- BC26 EC6 + + EC8
25
18 N17624565 R4 0 D VD_VR R5
3
TP37
26
RFGND
RFGND
TP35 TP30
CD VR MDI
N17502612 TP29 DVDLD
CD_VR MDI
TP32 TP36
N17502619 N17624565 Revisão: A
CDLD DVD_VR Data: 01/06/05
Obs.: 1º versão do Esquema elétrico
enviado pelo fornecedor
ESQUEMA ELÉTRICO MOTOR DRIVER D-201/GBD-120 - Sunplus
U4
BA5954FP / CMD5954
DIP28-SSOPH
TP7
FCO
20K
14 FOC+
VOFC+ FOC+ 4 FB n17641218 L7 LOAD-
2 FCO 1 VINFC 10K - Driver R12 1 FOC- 1 FB n17641216 L8 LOAD+
BIAS
+ VOFC- 13 FOC- 4 2 FB L9
+ R11 1 3 TRAYOUT 4
R35 22K 2
- 4 FB L10
CFCerr1 7.5K 5 TRAYIN 4
C30 7.5K X2 CN3
3 CFCerr2 VNFFC 7
TP10 330P
TCO BC9 BC10 BC11 BC12
20K
15 RAD+ NC NC NC NC MGND
VOTK+ RAD+ 4
2 TCO 26 VINTK 10K - Driver R9 1 RAD-
+ VOTK- 16 RAD- 4 MGND
2,4 VREF2 27 BIAS + R10 1
R33 22K 25
-
BC36 CTKerr1 7.5K
0.1U C27
7.5K X2
24 CTKerr2 VNFTK 20
330P
TP6 MGND
SCO BIAS SLED+
+ VOSL+ 12
4 VINSL+ + Driver SLED-
R31 10K
10K - VOSL- 11
2 SCO 5 VINSL- -
R32 10K 6 CN2
VOSL 25K
1 FB L5 SLED+
2 FB L6 SLED-
C24 BIAS SP-
2200P
+ VOLD+ 17 3 HOME 4
Driver SP+SNSR
4
MGND FB L12 SP+
2 SPDCO 23 VINLD 10K - VOLD- 18 5
6 FB L13 SP-
JST-CON6-2mm
M+5V 15K BC6 BC5 BC18 BC17
M+5V
8 28 NC NC NC NC
Vcc STBY DMEA 2
PreGND
9
PGND2
PVcc1
PGND
GND1
GND2
BC23 BC30 21 PVcc2 BA5954FP MGND
0.1U 0.1U
10
19
22
29
30
MGND
MGND
BC27 0.1U
MGND
R34
C29 XOPVIP1
XOPVIP1 4
SP+ XOPVIN1
XOPVIN1 4
8550(DIP ECB) 8550(DIP ECB) 4700P XOPOP1
XOPOP1 2,4
1
LOAD+
C13 1 R26
XOPOP1
3
0.1U
1
TRAYCO
C53
C18 4700P
MGND
TRAY+ 2
For DC motor
Revisão: A
Data: 01/06/05
Obs.: 1º versão do Esquema elétrico
enviado pelo fornecedor
ESQUEMA ELÉTRICO DO VÍDEO D-201/GBD-120 - Sunplus
(
? ? ): TV DAC ? ? ? ? ? X:TV dac OFF
V+5V
R76 R48 R47 R45 R46 R13 Q3 R54 Q12 R53 Q11 R51 Q9 R52 Q10 R41 R40 R39 R38
R13
? . AC 1/2 ? ? (IC
·? ? C) 680 75 150 150 150 75 8550 75 8550 75 8550 75 8550 75 8550 NC NC NC NC
75(0805)
1
1/2 ? ? ( ? s cart CVB1 2 Q3
¿ ? X)
3
8550
TV0, TV3~TV5 390 75 75 75 75 NC NC NC NC NC NC NC NC NC NC 0 0 0 0
??? (PS: I C ??? ) VGND
C65 0.1u
CVB1 VVCC3 V_BIAS 2 75(0805)
TV_DAC0 2 C66 0.1u V+5V VGND
VVCC3 V_COMP 2
1
G/Y C61 0.1u
B /U TV_DAC3 2 VGND V_REF 2 CVB1 Q12 D5
TV_DAC4 2 2
R /V R76 680 C11
TV_DAC5 2 VGND V_FSADJ 2 BAV99/SOT23
3
8550
R48 R47 R45 R46 10P
75 150 150 150
R-SET
L18
1/2 current config VGND
1U
CVB1_O
CVB1_O 7
VGND
1/2 current config R41 NC
C17
100P
C12
100P
1U
B/U_O 7 R/V_O 7
1
1
G/Y 2 Q11 C10 1U 1U
B /U 2 Q9 C6 R /V 2 Q10
8550 100P C8
3
3
100P 100P 100P 100P
VGND
VGND VGND VGND VGND
CN10
P+5V CP1
CN4
1 V_V_SYNC
2 V_V_SYNC 2 10 DIS_MODE 1
V_H_SYNC
3 V_H_SYNC 2 10 SIG_MODE 2 R/V_O 7
4 6 CVB2_O VGND CVB 3 6 CVB1_O CVB1_O 7
4 9 9
JST-CON4-2.0mm
GND
6 R/V_O 5
6 G/Y_O 6
Debug Port 6 B/U_O 7
8 AFL 8
DVCC
VGND 9
8 AFR 10 8 8
JST-CON10-2mm
B/U_O 4
R44 R49 4
8 AFL 6 6
R36
CN6 DVCC
4.7K
4.7K 4.7K
FB L21
1 FB L22
2 CARD_RESET 2 5 5
FB L23
3 CF_SENSE 2
FB L24
4 CD_SENSE 2
JST-CON4-2.54mm G/Y_O 1 1
8 AFR 3 3
C31 C42 C45
2 2
GND
??? C D_SENSE PIN, ? DARM_A11 ? ?
DVCC AGND
A-JACK-2X3
CP2
7
5
3
1
RN1
CN8
FB L32 1
7 IR_IN 2 1
FB L27
6 DVCC
FB L28
5 VFD_DATA 2
FB L29
4 VFD_CLK 2
N17855462 FB L30 4
3 VFD_STB 2 8 AFL 4
2 GND
1
JST-CON7-2mm
AGND 6 6 4 4 AGND
B/U_O 3 1 R/V_O 5
3 1 5
CN9 Y C r
FB(300ma 7 ohm/0805)
ohm/ 0805) L33 7
1 P+12V 8 COAX 7
2 MIC_R 2
AGND
3 AD_GND
4 MIC_L 2
2 2
4 PIN/180/2.54mm 5 8 A-JACK-1X3
5 8
Revisão: A
Data: 01/06/05
Obs.: 1º versão do Esquema elétrico
enviado pelo fornecedor
ESQUEMA ELÉTRICO DE ÁUDIO D-201/GBP-120 - Sunplus
F_R
F _L F_R 7,9
AVCC12 F_L 7,9 R69 20K
1
VREF3 EC16 R67
4
EC20 20K EC15 R74
100U16V F _L R68 10K 2 - AGND 10U16V 100
2
R77 AFL
+
+
1
10K 3 + AFL 7
AGND 10U16V U6A R73 R72
C57 NJM4558 470
8
Q15
820P AVCC12 10K 9014 C60
AGND AGND
AVCC12 VREF3 47P
VREF3 AGND
R81 20K
R121 200 C76 0.1u COAX
COAX 7
C63 120P Q17
R115 1 3
C81
2N3906 Power
10P R79
Off
2
4
100 EC21 20K EC19 R83
F_R R80 10K 6 - AGND 10U16V 100 Mute
A FR
+
+
7 AFR 7
5 +
GND 10U16V U6B R82 R75
C62 NJM4558 470 R101
8
Q16
820P AVCC12 10K 9014 C64
OPTI OUT AGND 10K
47P
CP4 VREF3
DVCC AGND
OPTI_O 1 IN AGND AGND P+5V
L31
OPTI_VDD 2 VCC
47uH OPTI_GND 3 P+12V
GND
C
OPTI OUT B E
C82 Power On
0.1u
Mute R107 3906
470 Q18
DVCC
GND 1 3
2N3906
BC34 Zener / 5V1(dip) R106
2
0.1u Power On
ZD1 7.5K
GND Mute
R96
22K
+ EC22
AGND
220U16V
AGND
P+5V
P+5V
R129 R137
GPIO Q23
2N3904
Mute
AGND
Revisão: A
Data: 01/06/05
Obs.: 1º versão do Esquema elétrico
enviado pelo fornecedor
ESQUEMA ELÉTRICO ÁUDIO DAC D-201/GBD-120 - Sunplus
AU_D0
AU_D0 2
AU_LRCK
AU_BCK AU_LRCK 2 +5AVAA
AU_XCK AU_BCK 2
AU_XCK 2
U10 BC49
1 16 0.1U
2,3 RESET_B RST MUTEC
AU_D0 2 15 F_L
AU_BCK SDATA AOUTL F_L 7,8
3 SCLK VA 14 +5AVAA
AU_LRCK 4 13
LRCK AGND AGND
AU_XCK 5 12 F _R AGND
DI F1 MCLK AOUTR F_R 7,8
6 DIF1 REF_G 11 AGND
DIF0 7 10
DIF0 VQ
GND 8 DEM0 FILT+ 9
C72 C70
C71 C74
0.1U 1U
R99 NC R103 NC CS4340 0.1U 1U
+5AVAA +5AVAA
DIF1 DI F0
R95 0 R100 0
GND GND
AGND AGND
U11
AU_D0 1 8 F_L
AU_BCK SDATA AOUTL
2 DEM/SCLK VA 7 +5AVAA
AU_LRCK 3 6 AGND
AU_XCK LRCK AGND F _R
4 MCLK AOUTR 5
CS4334
DVCC
SIGNAL_SW 2
SCART_SIG 2
R111 R113 DISPLAY_SW 2
SCART_DISPLAY 2
4.7K 68
R112 120
SIGNAL_SW Q20 SIGNAL_MODE SIG_MODE 7 7
9014
DISPLAY_MODE DIS_MODE 7 7
SIGNAL_MODE
R114
82
GND
SIGNAL_SW SIGNAL_MODE
0 0V(CVBS)
P+12V 1 3V(RGB)
DVCC
R118 R119
10K 820
R116 DISPLAY_SW DISPLAY_MODE
DISPLAY_MODE
4.7K
Q22 1 12V(9.5V--12V 4:3)
R117 3.3K 9014
DISPLAY_SW Q21
9014 0 6V(5V--8V 16:9)
DVCC R120
DVCC 1.2K
R143
4.7K R142
GND
4.7K R144 1K
DRAM_A11 Q25 Q26
9014 9014
R145 1K
DRAM_D31
Revisão: A
Data: 01/06/05
GND Obs.: 1º versão do Esquema elétrico
enviado pelo fornecedor
DIAGRAMA DE BLOCOS D-201/GBD-120 - Sunplus
5954
Sdram
8200
Sdram
RFGND GND CARD CN9
PUH CN3
ATAPI CN2
6300
TRAY
CN5
Flash
VFD CN11
U1
POWER
CN1
24C02
U2 GND
Revisão: A
Data: 01/06/05
Obs.: 1º versão do Esquema elétrico
enviado pelo fornecedor